100 lines
3.4 KiB
C
100 lines
3.4 KiB
C
/*
|
|
* Copyright 2011 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
* Copyright 2011 Linaro Ltd.
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/clkdev.h>
|
|
#include <linux/err.h>
|
|
#include <linux/io.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/of_irq.h>
|
|
#include <linux/of_platform.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
#include <mach/common.h>
|
|
#include <mach/mx53.h>
|
|
|
|
/*
|
|
* Lookup table for attaching a specific name and platform_data pointer to
|
|
* devices as they get created by of_platform_populate(). Ideally this table
|
|
* would not exist, but the current clock implementation depends on some devices
|
|
* having a specific name.
|
|
*/
|
|
static const struct of_dev_auxdata imx53_auxdata_lookup[] __initconst = {
|
|
OF_DEV_AUXDATA("fsl,imx53-uart", MX53_UART1_BASE_ADDR, "imx21-uart.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-uart", MX53_UART2_BASE_ADDR, "imx21-uart.1", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-uart", MX53_UART3_BASE_ADDR, "imx21-uart.2", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-uart", MX53_UART4_BASE_ADDR, "imx21-uart.3", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-uart", MX53_UART5_BASE_ADDR, "imx21-uart.4", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-fec", MX53_FEC_BASE_ADDR, "imx25-fec.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-esdhc", MX53_ESDHC1_BASE_ADDR, "sdhci-esdhc-imx53.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-esdhc", MX53_ESDHC2_BASE_ADDR, "sdhci-esdhc-imx53.1", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-esdhc", MX53_ESDHC3_BASE_ADDR, "sdhci-esdhc-imx53.2", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-esdhc", MX53_ESDHC4_BASE_ADDR, "sdhci-esdhc-imx53.3", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-ecspi", MX53_ECSPI1_BASE_ADDR, "imx51-ecspi.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-ecspi", MX53_ECSPI2_BASE_ADDR, "imx51-ecspi.1", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-cspi", MX53_CSPI_BASE_ADDR, "imx35-cspi.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-i2c", MX53_I2C1_BASE_ADDR, "imx-i2c.0", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-i2c", MX53_I2C2_BASE_ADDR, "imx-i2c.1", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-i2c", MX53_I2C3_BASE_ADDR, "imx-i2c.2", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-sdma", MX53_SDMA_BASE_ADDR, "imx35-sdma", NULL),
|
|
OF_DEV_AUXDATA("fsl,imx53-wdt", MX53_WDOG1_BASE_ADDR, "imx2-wdt.0", NULL),
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static void __init imx53_qsb_init(void)
|
|
{
|
|
struct clk *clk;
|
|
|
|
clk = clk_get_sys(NULL, "ssi_ext1");
|
|
if (IS_ERR(clk)) {
|
|
pr_err("failed to get clk ssi_ext1\n");
|
|
return;
|
|
}
|
|
|
|
clk_register_clkdev(clk, NULL, "0-000a");
|
|
}
|
|
|
|
static void __init imx53_dt_init(void)
|
|
{
|
|
if (of_machine_is_compatible("fsl,imx53-qsb"))
|
|
imx53_qsb_init();
|
|
|
|
of_platform_populate(NULL, of_default_bus_match_table,
|
|
imx53_auxdata_lookup, NULL);
|
|
}
|
|
|
|
static void __init imx53_timer_init(void)
|
|
{
|
|
mx53_clocks_init_dt();
|
|
}
|
|
|
|
static struct sys_timer imx53_timer = {
|
|
.init = imx53_timer_init,
|
|
};
|
|
|
|
static const char *imx53_dt_board_compat[] __initdata = {
|
|
"fsl,imx53",
|
|
NULL
|
|
};
|
|
|
|
DT_MACHINE_START(IMX53_DT, "Freescale i.MX53 (Device Tree Support)")
|
|
.map_io = mx53_map_io,
|
|
.init_early = imx53_init_early,
|
|
.init_irq = mx53_init_irq,
|
|
.handle_irq = imx53_handle_irq,
|
|
.timer = &imx53_timer,
|
|
.init_machine = imx53_dt_init,
|
|
.init_late = imx53_init_late,
|
|
.dt_compat = imx53_dt_board_compat,
|
|
.restart = mxc_restart,
|
|
MACHINE_END
|