155 lines
4.3 KiB
C
155 lines
4.3 KiB
C
/*
|
|
* Copyright (c) 2010-2011 Atheros Communications Inc.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include "hw.h"
|
|
#include "ar9003_phy.h"
|
|
#include "ar9003_rtt.h"
|
|
|
|
#define RTT_RESTORE_TIMEOUT 1000
|
|
#define RTT_ACCESS_TIMEOUT 100
|
|
#define RTT_BAD_VALUE 0x0bad0bad
|
|
|
|
/*
|
|
* RTT (Radio Retention Table) hardware implementation information
|
|
*
|
|
* There is an internal table (i.e. the rtt) for each chain (or bank).
|
|
* Each table contains 6 entries and each entry is corresponding to
|
|
* a specific calibration parameter as depicted below.
|
|
* 0~2 - DC offset DAC calibration: loop, low, high (offsetI/Q_...)
|
|
* 3 - Filter cal (filterfc)
|
|
* 4 - RX gain settings
|
|
* 5 - Peak detector offset calibration (agc_caldac)
|
|
*/
|
|
|
|
void ar9003_hw_rtt_enable(struct ath_hw *ah)
|
|
{
|
|
REG_WRITE(ah, AR_PHY_RTT_CTRL, 1);
|
|
}
|
|
|
|
void ar9003_hw_rtt_disable(struct ath_hw *ah)
|
|
{
|
|
REG_WRITE(ah, AR_PHY_RTT_CTRL, 0);
|
|
}
|
|
|
|
void ar9003_hw_rtt_set_mask(struct ath_hw *ah, u32 rtt_mask)
|
|
{
|
|
REG_RMW_FIELD(ah, AR_PHY_RTT_CTRL,
|
|
AR_PHY_RTT_CTRL_RESTORE_MASK, rtt_mask);
|
|
}
|
|
|
|
bool ar9003_hw_rtt_force_restore(struct ath_hw *ah)
|
|
{
|
|
if (!ath9k_hw_wait(ah, AR_PHY_RTT_CTRL,
|
|
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE,
|
|
0, RTT_RESTORE_TIMEOUT))
|
|
return false;
|
|
|
|
REG_RMW_FIELD(ah, AR_PHY_RTT_CTRL,
|
|
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE, 1);
|
|
|
|
if (!ath9k_hw_wait(ah, AR_PHY_RTT_CTRL,
|
|
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE,
|
|
0, RTT_RESTORE_TIMEOUT))
|
|
return false;
|
|
|
|
return true;
|
|
}
|
|
|
|
static void ar9003_hw_rtt_load_hist_entry(struct ath_hw *ah, u8 chain,
|
|
u32 index, u32 data28)
|
|
{
|
|
u32 val;
|
|
|
|
val = SM(data28, AR_PHY_RTT_SW_RTT_TABLE_DATA);
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_1_B(chain), val);
|
|
|
|
val = SM(0, AR_PHY_RTT_SW_RTT_TABLE_ACCESS) |
|
|
SM(1, AR_PHY_RTT_SW_RTT_TABLE_WRITE) |
|
|
SM(index, AR_PHY_RTT_SW_RTT_TABLE_ADDR);
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain), val);
|
|
udelay(1);
|
|
|
|
val |= SM(1, AR_PHY_RTT_SW_RTT_TABLE_ACCESS);
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain), val);
|
|
udelay(1);
|
|
|
|
if (!ath9k_hw_wait(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain),
|
|
AR_PHY_RTT_SW_RTT_TABLE_ACCESS, 0,
|
|
RTT_ACCESS_TIMEOUT))
|
|
return;
|
|
|
|
val &= ~SM(1, AR_PHY_RTT_SW_RTT_TABLE_WRITE);
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain), val);
|
|
udelay(1);
|
|
|
|
ath9k_hw_wait(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain),
|
|
AR_PHY_RTT_SW_RTT_TABLE_ACCESS, 0,
|
|
RTT_ACCESS_TIMEOUT);
|
|
}
|
|
|
|
void ar9003_hw_rtt_load_hist(struct ath_hw *ah, u8 chain, u32 *table)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < MAX_RTT_TABLE_ENTRY; i++)
|
|
ar9003_hw_rtt_load_hist_entry(ah, chain, i, table[i]);
|
|
}
|
|
|
|
static int ar9003_hw_rtt_fill_hist_entry(struct ath_hw *ah, u8 chain, u32 index)
|
|
{
|
|
u32 val;
|
|
|
|
val = SM(0, AR_PHY_RTT_SW_RTT_TABLE_ACCESS) |
|
|
SM(0, AR_PHY_RTT_SW_RTT_TABLE_WRITE) |
|
|
SM(index, AR_PHY_RTT_SW_RTT_TABLE_ADDR);
|
|
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain), val);
|
|
udelay(1);
|
|
|
|
val |= SM(1, AR_PHY_RTT_SW_RTT_TABLE_ACCESS);
|
|
REG_WRITE(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain), val);
|
|
udelay(1);
|
|
|
|
if (!ath9k_hw_wait(ah, AR_PHY_RTT_TABLE_SW_INTF_B(chain),
|
|
AR_PHY_RTT_SW_RTT_TABLE_ACCESS, 0,
|
|
RTT_ACCESS_TIMEOUT))
|
|
return RTT_BAD_VALUE;
|
|
|
|
val = REG_READ(ah, AR_PHY_RTT_TABLE_SW_INTF_1_B(chain));
|
|
|
|
return val;
|
|
}
|
|
|
|
void ar9003_hw_rtt_fill_hist(struct ath_hw *ah, u8 chain, u32 *table)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < MAX_RTT_TABLE_ENTRY; i++)
|
|
table[i] = ar9003_hw_rtt_fill_hist_entry(ah, chain, i);
|
|
}
|
|
|
|
void ar9003_hw_rtt_clear_hist(struct ath_hw *ah)
|
|
{
|
|
int i, j;
|
|
|
|
for (i = 0; i < AR9300_MAX_CHAINS; i++) {
|
|
if (!(ah->rxchainmask & (1 << i)))
|
|
continue;
|
|
for (j = 0; j < MAX_RTT_TABLE_ENTRY; j++)
|
|
ar9003_hw_rtt_load_hist_entry(ah, i, j, 0);
|
|
}
|
|
}
|