| .. |
|
Kconfig
|
treewide: Add SPDX license identifier - Makefile/Kconfig
|
2019-05-21 10:50:46 +02:00 |
|
Makefile
|
clk: tegra: Remove tegra_pmc_clk_init along with clk ids
|
2020-03-12 11:34:04 +01:00 |
|
clk-audio-sync.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
|
2019-05-30 11:29:52 -07:00 |
|
clk-bpmp.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
|
2019-06-19 17:09:55 +02:00 |
|
clk-dfll.c
|
clk: tegra: clk-dfll: Remove call to pm_runtime_irq_safe()
|
2020-01-10 15:39:03 +01:00 |
|
clk-dfll.h
|
clk: tegra: clk-dfll: Add suspend and resume support
|
2019-11-11 14:53:03 +01:00 |
|
clk-divider.c
|
clk: tegra: divider: Check UART's divider enable-bit state on rate's recalculation
|
2020-01-10 15:50:05 +01:00 |
|
clk-emc.c
|
clk: tegra: Use match_string() helper to simplify the code
|
2019-11-13 15:03:27 -08:00 |
|
clk-id.h
|
clk: tegra: Remove tegra_pmc_clk_init along with clk ids
|
2020-03-12 11:34:04 +01:00 |
|
clk-periph-fixed.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
|
2019-05-30 11:29:52 -07:00 |
|
clk-periph-gate.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
|
2019-05-30 11:29:52 -07:00 |
|
clk-periph.c
|
clk: tegra: periph: Add restore_context support
|
2019-11-11 14:53:02 +01:00 |
|
clk-pll-out.c
|
clk: tegra: pllout: Save and restore pllout context
|
2019-11-11 14:53:02 +01:00 |
|
clk-pll.c
|
clk: tegra: pll: Save and restore pll context
|
2019-11-11 14:53:02 +01:00 |
|
clk-sdmmc-mux.c
|
clk: tegra: periph: Add restore_context support
|
2019-11-11 14:53:02 +01:00 |
|
clk-super.c
|
clk: tegra: clk-super: Add restore-context support
|
2019-11-11 14:53:03 +01:00 |
|
clk-tegra-audio.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
|
2019-05-30 11:29:52 -07:00 |
|
clk-tegra-fixed.c
|
clk: tegra: Remove CLK_M_DIV fixed clocks
|
2020-03-12 11:33:32 +01:00 |
|
clk-tegra-periph.c
|
clk: tegra: Mark fuse clock as critical
|
2020-01-08 12:55:19 +01:00 |
|
clk-tegra-super-gen4.c
|
clk: tegra: clk-super: Fix to enable PLLP branches to CPU
|
2019-11-11 14:53:03 +01:00 |
|
clk-tegra20-emc.c
|
clk: tegra: Add Tegra20/30 EMC clock implementation
|
2019-11-11 14:01:22 +01:00 |
|
clk-tegra20.c
|
clk: tegra: Remove audio clocks configuration from clock driver
|
2020-03-12 12:10:49 +01:00 |
|
clk-tegra30.c
|
clk: tegra: Remove audio clocks configuration from clock driver
|
2020-03-12 12:10:49 +01:00 |
|
clk-tegra114.c
|
clk: tegra: Remove audio clocks configuration from clock driver
|
2020-03-12 12:10:49 +01:00 |
|
clk-tegra124-dfll-fcpu.c
|
clk: tegra: clk-dfll: Add suspend and resume support
|
2019-11-11 14:53:03 +01:00 |
|
clk-tegra124.c
|
clk: tegra: Remove audio clocks configuration from clock driver
|
2020-03-12 12:10:49 +01:00 |
|
clk-tegra210.c
|
clk: tegra: Use NULL for pointer initialization
|
2020-03-24 19:14:12 -07:00 |
|
clk-utils.c
|
clk: tegra: Refactor fractional divider calculation
|
2018-07-25 13:43:34 -07:00 |
|
clk.c
|
clk: tegra: Fix double-free in tegra_clk_init()
|
2019-12-24 00:01:06 -08:00 |
|
clk.h
|
clk: tegra: Remove tegra_pmc_clk_init along with clk ids
|
2020-03-12 11:34:04 +01:00 |
|
cvb.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174
|
2019-05-30 11:26:41 -07:00 |
|
cvb.h
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174
|
2019-05-30 11:26:41 -07:00 |
ba0eb9d57a