77 lines
2.1 KiB
Plaintext
77 lines
2.1 KiB
Plaintext
#
|
|
# Core Alchemy code
|
|
#
|
|
platform-$(CONFIG_MIPS_ALCHEMY) += alchemy/common/
|
|
|
|
|
|
#
|
|
# AMD Alchemy Pb1100 eval board
|
|
#
|
|
platform-$(CONFIG_MIPS_PB1100) += alchemy/devboards/
|
|
load-$(CONFIG_MIPS_PB1100) += 0xffffffff80100000
|
|
|
|
#
|
|
# AMD Alchemy Pb1500 eval board
|
|
#
|
|
platform-$(CONFIG_MIPS_PB1500) += alchemy/devboards/
|
|
load-$(CONFIG_MIPS_PB1500) += 0xffffffff80100000
|
|
|
|
#
|
|
# AMD Alchemy Pb1550 eval board
|
|
#
|
|
platform-$(CONFIG_MIPS_PB1550) += alchemy/devboards/
|
|
load-$(CONFIG_MIPS_PB1550) += 0xffffffff80100000
|
|
|
|
#
|
|
# AMD Alchemy Db1000/Db1500/Db1100 eval boards
|
|
#
|
|
platform-$(CONFIG_MIPS_DB1000) += alchemy/devboards/
|
|
cflags-$(CONFIG_MIPS_DB1000) += -I$(srctree)/arch/mips/include/asm/mach-db1x00
|
|
load-$(CONFIG_MIPS_DB1000) += 0xffffffff80100000
|
|
|
|
#
|
|
# AMD Alchemy Db1550 eval board
|
|
#
|
|
platform-$(CONFIG_MIPS_DB1550) += alchemy/devboards/
|
|
cflags-$(CONFIG_MIPS_DB1550) += -I$(srctree)/arch/mips/include/asm/mach-db1x00
|
|
load-$(CONFIG_MIPS_DB1550) += 0xffffffff80100000
|
|
|
|
#
|
|
# AMD Alchemy Db1200/Pb1200 eval boards
|
|
#
|
|
platform-$(CONFIG_MIPS_DB1200) += alchemy/devboards/
|
|
cflags-$(CONFIG_MIPS_DB1200) += -I$(srctree)/arch/mips/include/asm/mach-db1x00
|
|
load-$(CONFIG_MIPS_DB1200) += 0xffffffff80100000
|
|
|
|
#
|
|
# NetLogic DBAu1300 development platform
|
|
#
|
|
platform-$(CONFIG_MIPS_DB1300) += alchemy/devboards/
|
|
cflags-$(CONFIG_MIPS_DB1300) += -I$(srctree)/arch/mips/include/asm/mach-db1x00
|
|
load-$(CONFIG_MIPS_DB1300) += 0xffffffff80100000
|
|
|
|
#
|
|
# 4G-Systems MTX-1 "MeshCube" wireless router
|
|
#
|
|
platform-$(CONFIG_MIPS_MTX1) += alchemy/
|
|
load-$(CONFIG_MIPS_MTX1) += 0xffffffff80100000
|
|
|
|
#
|
|
# MyCable eval board
|
|
#
|
|
platform-$(CONFIG_MIPS_XXS1500) += alchemy/
|
|
load-$(CONFIG_MIPS_XXS1500) += 0xffffffff80100000
|
|
|
|
#
|
|
# Trapeze ITS GRP board
|
|
#
|
|
platform-$(CONFIG_MIPS_GPR) += alchemy/
|
|
load-$(CONFIG_MIPS_GPR) += 0xffffffff80100000
|
|
|
|
# boards can specify their own <gpio.h> in one of their include dirs.
|
|
# If they do, placing this line here at the end will make sure the
|
|
# compiler picks the board one. If they don't, it will make sure
|
|
# the alchemy generic gpio header is picked up.
|
|
|
|
cflags-$(CONFIG_MIPS_ALCHEMY) += -I$(srctree)/arch/mips/include/asm/mach-au1x00
|