UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: tegra: Device tree changes for v4.16-rc1 

These changes enable the video decoder engine found on Tegra20 SoCs.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAlo6toITHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoYs+D/4sVFi9PmWzGv2OwcOfIN8gC2g0sOBl
 3bOFKRiLGUtX444RngWqykHP9Ug8txdRQ6PgGyZMWyTzC2jX61gwNhhIB1ZSpzPq
 +2PwIawhxeu6gjcZZUdMvuG4Y5RFp2X5ZjxrQWsoUxkgOcKKyAnNd2cNT5h3bHyq
 XF7YfvmzxzaV/BqEjqpm9Ob+afEwx19CX8lzkMUV7JX59SnFt4CFXkbw3vOyn19R
 FH9tlRigNBpUkMJZ7lHGsRHVy6jd8QLEcqmq2gfLaIcgpICivzdxjyumRl6HBnaj
 rL/02Kw2eTWBsySss+L+kZDF6RvO4mYv+2NsOtHfYlkAhY+Cmm2ermGY0rluk+B8
 0G7R0Q/O+oqrMYRHX0SG8BjsYMMvODHxYzuRTEPEKfplJEiz25sZHyjQj58BsNa5
 j02uwnrDZOTT0uJ0aJm6H5RCOZKK43sog25XRIXVIS3f0k2KqjLYAMlc40nYGveU
 8mB3BzQeIGLQbwm5Y+istn9+M3oCJ52qLRjBxeLC7q9IyyHL2/dL/aMGMVT9bstx
 jFuf6NBMtlbUmiFfNXMjgY6Bs3+ghX7lVb6A3h03XEFSlpTMx69VUxfuIFvIlIeQ
 RKO7VmZ0iiuE5e79QQ9OQHrFKnxAGEbfQyLnY8+xJ+sd2l4kOmgzxqHoSvDY58ZU
 6LEHm1C2RjGlXQ==
 =bS8w
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-4.16-arm-dt' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux into next/dt

Pull "ARM: tegra: Device tree changes for v4.16-rc1" from Thierry Reding:

These changes enable the video decoder engine found on Tegra20 SoCs.

* tag 'tegra-for-4.16-arm-dt' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  ARM: tegra: Add video decoder on Tegra20
  ARM: tegra: Add device tree node to describe IRAM on Tegra20
This commit is contained in:
Arnd Bergmann 2017-12-21 17:54:45 +01:00
parent 30e18df6d3 bb768f28b2
commit fe132d1a65
1 changed files with 35 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
arch/arm/boot/dts/tegra20.dtsi
View File

@ -10,6 +10,19 @@
compatible = "nvidia,tegra20";
interrupt-parent = <&lic>;
iram@40000000 {
compatible = "mmio-sram";
reg = <0x40000000 0x40000>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x40000000 0x40000>;
vde_pool: vde {
reg = <0x400 0x3fc00>;
pool;
};
};
host1x@50000000 {
compatible = "nvidia,tegra20-host1x", "simple-bus";
reg = <0x50000000 0x00024000>;
@ -250,6 +263,28 @@
*/
};
vde@6001a000 {
compatible = "nvidia,tegra20-vde";
reg = <0x6001a000 0x1000 /* Syntax Engine */
0x6001b000 0x1000 /* Video Bitstream Engine */
0x6001c000 0x100 /* Macroblock Engine */
0x6001c200 0x100 /* Post-processing Engine */
0x6001c400 0x100 /* Motion Compensation Engine */
0x6001c600 0x100 /* Transform Engine */
0x6001c800 0x100 /* Pixel prediction block */
0x6001ca00 0x100 /* Video DMA */
0x6001d800 0x300>; /* Video frame controls */
reg-names = "sxe", "bsev", "mbe", "ppe", "mce",
"tfe", "ppb", "vdma", "frameid";
iram = <&vde_pool>; /* IRAM region */
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, /* Sync token interrupt */
<GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>, /* BSE-V interrupt */
<GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; /* SXE interrupt */
interrupt-names = "sync-token", "bsev", "sxe";
clocks = <&tegra_car TEGRA20_CLK_VDE>;
resets = <&tegra_car 61>;
};
apbmisc@70000800 {
compatible = "nvidia,tegra20-apbmisc";
reg = <0x70000800 0x64 /* Chip revision */