drm/nouveau/gpio/nve0: interrupt regs moved on kepler apparently
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
parent
4f47643dbb
commit
fa531bc8b4
|
@ -91,6 +91,7 @@ nouveau-y += core/subdev/gpio/base.o
|
|||
nouveau-y += core/subdev/gpio/nv10.o
|
||||
nouveau-y += core/subdev/gpio/nv50.o
|
||||
nouveau-y += core/subdev/gpio/nvd0.o
|
||||
nouveau-y += core/subdev/gpio/nve0.o
|
||||
nouveau-y += core/subdev/i2c/base.o
|
||||
nouveau-y += core/subdev/i2c/aux.o
|
||||
nouveau-y += core/subdev/i2c/bit.o
|
||||
|
|
|
@ -48,12 +48,6 @@ int nouveau_gpio_init(struct nouveau_gpio *);
|
|||
extern struct nouveau_oclass nv10_gpio_oclass;
|
||||
extern struct nouveau_oclass nv50_gpio_oclass;
|
||||
extern struct nouveau_oclass nvd0_gpio_oclass;
|
||||
|
||||
void nv50_gpio_dtor(struct nouveau_object *);
|
||||
int nv50_gpio_init(struct nouveau_object *);
|
||||
int nv50_gpio_fini(struct nouveau_object *, bool);
|
||||
void nv50_gpio_intr(struct nouveau_subdev *);
|
||||
void nv50_gpio_intr_enable(struct nouveau_event *, int line);
|
||||
void nv50_gpio_intr_disable(struct nouveau_event *, int line);
|
||||
extern struct nouveau_oclass nve0_gpio_oclass;
|
||||
|
||||
#endif
|
||||
|
|
|
@ -57,7 +57,7 @@ nve0_identify(struct nouveau_device *device)
|
|||
case 0xe4:
|
||||
device->cname = "GK104";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nvd0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
|
@ -86,7 +86,7 @@ nve0_identify(struct nouveau_device *device)
|
|||
case 0xe7:
|
||||
device->cname = "GK107";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nvd0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
|
@ -115,7 +115,7 @@ nve0_identify(struct nouveau_device *device)
|
|||
case 0xe6:
|
||||
device->cname = "GK106";
|
||||
device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nvd0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_GPIO ] = &nve0_gpio_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_I2C ] = &nouveau_i2c_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_CLOCK ] = &nvc0_clock_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass;
|
||||
|
|
|
@ -24,7 +24,7 @@
|
|||
*
|
||||
*/
|
||||
|
||||
#include <subdev/gpio.h>
|
||||
#include "priv.h"
|
||||
|
||||
struct nv10_gpio_priv {
|
||||
struct nouveau_gpio base;
|
||||
|
|
|
@ -22,7 +22,7 @@
|
|||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/gpio.h>
|
||||
#include "priv.h"
|
||||
|
||||
struct nv50_gpio_priv {
|
||||
struct nouveau_gpio base;
|
||||
|
|
|
@ -22,13 +22,13 @@
|
|||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/gpio.h>
|
||||
#include "priv.h"
|
||||
|
||||
struct nvd0_gpio_priv {
|
||||
struct nouveau_gpio base;
|
||||
};
|
||||
|
||||
static void
|
||||
void
|
||||
nvd0_gpio_reset(struct nouveau_gpio *gpio, u8 match)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(gpio);
|
||||
|
@ -57,7 +57,7 @@ nvd0_gpio_reset(struct nouveau_gpio *gpio, u8 match)
|
|||
}
|
||||
}
|
||||
|
||||
static int
|
||||
int
|
||||
nvd0_gpio_drive(struct nouveau_gpio *gpio, int line, int dir, int out)
|
||||
{
|
||||
u32 data = ((dir ^ 1) << 13) | (out << 12);
|
||||
|
@ -66,7 +66,7 @@ nvd0_gpio_drive(struct nouveau_gpio *gpio, int line, int dir, int out)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
int
|
||||
nvd0_gpio_sense(struct nouveau_gpio *gpio, int line)
|
||||
{
|
||||
return !!(nv_rd32(gpio, 0x00d610 + (line * 4)) & 0x00004000);
|
||||
|
|
|
@ -0,0 +1,131 @@
|
|||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nve0_gpio_priv {
|
||||
struct nouveau_gpio base;
|
||||
};
|
||||
|
||||
void
|
||||
nve0_gpio_intr(struct nouveau_subdev *subdev)
|
||||
{
|
||||
struct nve0_gpio_priv *priv = (void *)subdev;
|
||||
u32 intr0 = nv_rd32(priv, 0xdc00) & nv_rd32(priv, 0xdc08);
|
||||
u32 intr1 = nv_rd32(priv, 0xdc80) & nv_rd32(priv, 0xdc88);
|
||||
u32 hi = (intr0 & 0x0000ffff) | (intr1 << 16);
|
||||
u32 lo = (intr0 >> 16) | (intr1 & 0xffff0000);
|
||||
int i;
|
||||
|
||||
for (i = 0; (hi | lo) && i < 32; i++) {
|
||||
if ((hi | lo) & (1 << i))
|
||||
nouveau_event_trigger(priv->base.events, i);
|
||||
}
|
||||
|
||||
nv_wr32(priv, 0xdc00, intr0);
|
||||
nv_wr32(priv, 0xdc88, intr1);
|
||||
}
|
||||
|
||||
void
|
||||
nve0_gpio_intr_enable(struct nouveau_event *event, int line)
|
||||
{
|
||||
const u32 addr = line < 16 ? 0xdc00 : 0xdc80;
|
||||
const u32 mask = 0x00010001 << (line & 0xf);
|
||||
nv_wr32(event->priv, addr + 0x08, mask);
|
||||
nv_mask(event->priv, addr + 0x00, mask, mask);
|
||||
}
|
||||
|
||||
void
|
||||
nve0_gpio_intr_disable(struct nouveau_event *event, int line)
|
||||
{
|
||||
const u32 addr = line < 16 ? 0xdc00 : 0xdc80;
|
||||
const u32 mask = 0x00010001 << (line & 0xf);
|
||||
nv_wr32(event->priv, addr + 0x08, mask);
|
||||
nv_mask(event->priv, addr + 0x00, mask, 0x00000000);
|
||||
}
|
||||
|
||||
int
|
||||
nve0_gpio_fini(struct nouveau_object *object, bool suspend)
|
||||
{
|
||||
struct nve0_gpio_priv *priv = (void *)object;
|
||||
nv_wr32(priv, 0xdc08, 0x00000000);
|
||||
nv_wr32(priv, 0xdc88, 0x00000000);
|
||||
return nouveau_gpio_fini(&priv->base, suspend);
|
||||
}
|
||||
|
||||
int
|
||||
nve0_gpio_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nve0_gpio_priv *priv = (void *)object;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_gpio_init(&priv->base);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
nv_wr32(priv, 0xdc00, 0xffffffff);
|
||||
nv_wr32(priv, 0xdc80, 0xffffffff);
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
nve0_gpio_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nve0_gpio_priv *priv = (void *)object;
|
||||
nouveau_gpio_destroy(&priv->base);
|
||||
}
|
||||
|
||||
static int
|
||||
nve0_gpio_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nve0_gpio_priv *priv;
|
||||
int ret;
|
||||
|
||||
ret = nouveau_gpio_create(parent, engine, oclass, 32, &priv);
|
||||
*pobject = nv_object(priv);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
priv->base.reset = nvd0_gpio_reset;
|
||||
priv->base.drive = nvd0_gpio_drive;
|
||||
priv->base.sense = nvd0_gpio_sense;
|
||||
priv->base.events->priv = priv;
|
||||
priv->base.events->enable = nve0_gpio_intr_enable;
|
||||
priv->base.events->disable = nve0_gpio_intr_disable;
|
||||
nv_subdev(priv)->intr = nve0_gpio_intr;
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nve0_gpio_oclass = {
|
||||
.handle = NV_SUBDEV(GPIO, 0xe0),
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nve0_gpio_ctor,
|
||||
.dtor = nv50_gpio_dtor,
|
||||
.init = nve0_gpio_init,
|
||||
.fini = nve0_gpio_fini,
|
||||
},
|
||||
};
|
|
@ -0,0 +1,17 @@
|
|||
#ifndef __NVKM_GPIO_H__
|
||||
#define __NVKM_GPIO_H__
|
||||
|
||||
#include <subdev/gpio.h>
|
||||
|
||||
void nv50_gpio_dtor(struct nouveau_object *);
|
||||
int nv50_gpio_init(struct nouveau_object *);
|
||||
int nv50_gpio_fini(struct nouveau_object *, bool);
|
||||
void nv50_gpio_intr(struct nouveau_subdev *);
|
||||
void nv50_gpio_intr_enable(struct nouveau_event *, int line);
|
||||
void nv50_gpio_intr_disable(struct nouveau_event *, int line);
|
||||
|
||||
void nvd0_gpio_reset(struct nouveau_gpio *, u8);
|
||||
int nvd0_gpio_drive(struct nouveau_gpio *, int, int, int);
|
||||
int nvd0_gpio_sense(struct nouveau_gpio *, int);
|
||||
|
||||
#endif
|
Loading…
Reference in New Issue