PCI: tegra: Add support to configure sideband pins

Add support to configure sideband signal pins when the information is
present in the respective controller device-tree node.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
[bhelgaas: fold in YueHaibing's fix for build error without CONFIG_PINCTRL;
https://lore.kernel.org/r/20190920014807.38288-1-yuehaibing@huawei.com]
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Andrew Murray <andrew.murray@arm.com>
Acked-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Vidya Sagar 2019-09-05 16:15:50 +05:30 committed by Bjorn Helgaas
parent 7ed106d8fd
commit f4ff4faf89
1 changed files with 10 additions and 2 deletions

View File

@ -22,6 +22,7 @@
#include <linux/of_pci.h> #include <linux/of_pci.h>
#include <linux/pci.h> #include <linux/pci.h>
#include <linux/phy/phy.h> #include <linux/phy/phy.h>
#include <linux/pinctrl/consumer.h>
#include <linux/platform_device.h> #include <linux/platform_device.h>
#include <linux/pm_runtime.h> #include <linux/pm_runtime.h>
#include <linux/random.h> #include <linux/random.h>
@ -1311,8 +1312,13 @@ static int tegra_pcie_config_rp(struct tegra_pcie_dw *pcie)
if (ret < 0) { if (ret < 0) {
dev_err(dev, "Failed to get runtime sync for PCIe dev: %d\n", dev_err(dev, "Failed to get runtime sync for PCIe dev: %d\n",
ret); ret);
pm_runtime_disable(dev); goto fail_pm_get_sync;
return ret; }
ret = pinctrl_pm_select_default_state(dev);
if (ret < 0) {
dev_err(dev, "Failed to configure sideband pins: %d\n", ret);
goto fail_pinctrl;
} }
tegra_pcie_init_controller(pcie); tegra_pcie_init_controller(pcie);
@ -1339,7 +1345,9 @@ static int tegra_pcie_config_rp(struct tegra_pcie_dw *pcie)
fail_host_init: fail_host_init:
tegra_pcie_deinit_controller(pcie); tegra_pcie_deinit_controller(pcie);
fail_pinctrl:
pm_runtime_put_sync(dev); pm_runtime_put_sync(dev);
fail_pm_get_sync:
pm_runtime_disable(dev); pm_runtime_disable(dev);
return ret; return ret;
} }