amd-xgbe: Fix the ECC-related bit position definitions
The ECC bit positions that describe whether the ECC interrupt is for Tx, Rx or descriptor memory and whether the it is a single correctable or double detected error were defined in incorrectly (reversed order). Fix the bit position definitions for these settings so that the proper ECC handling is performed. Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
c04ca616ee
commit
f43feef4e6
|
@ -984,29 +984,29 @@
|
|||
#define XP_ECC_CNT1_DESC_DED_WIDTH 8
|
||||
#define XP_ECC_CNT1_DESC_SEC_INDEX 0
|
||||
#define XP_ECC_CNT1_DESC_SEC_WIDTH 8
|
||||
#define XP_ECC_IER_DESC_DED_INDEX 0
|
||||
#define XP_ECC_IER_DESC_DED_INDEX 5
|
||||
#define XP_ECC_IER_DESC_DED_WIDTH 1
|
||||
#define XP_ECC_IER_DESC_SEC_INDEX 1
|
||||
#define XP_ECC_IER_DESC_SEC_INDEX 4
|
||||
#define XP_ECC_IER_DESC_SEC_WIDTH 1
|
||||
#define XP_ECC_IER_RX_DED_INDEX 2
|
||||
#define XP_ECC_IER_RX_DED_INDEX 3
|
||||
#define XP_ECC_IER_RX_DED_WIDTH 1
|
||||
#define XP_ECC_IER_RX_SEC_INDEX 3
|
||||
#define XP_ECC_IER_RX_SEC_INDEX 2
|
||||
#define XP_ECC_IER_RX_SEC_WIDTH 1
|
||||
#define XP_ECC_IER_TX_DED_INDEX 4
|
||||
#define XP_ECC_IER_TX_DED_INDEX 1
|
||||
#define XP_ECC_IER_TX_DED_WIDTH 1
|
||||
#define XP_ECC_IER_TX_SEC_INDEX 5
|
||||
#define XP_ECC_IER_TX_SEC_INDEX 0
|
||||
#define XP_ECC_IER_TX_SEC_WIDTH 1
|
||||
#define XP_ECC_ISR_DESC_DED_INDEX 0
|
||||
#define XP_ECC_ISR_DESC_DED_INDEX 5
|
||||
#define XP_ECC_ISR_DESC_DED_WIDTH 1
|
||||
#define XP_ECC_ISR_DESC_SEC_INDEX 1
|
||||
#define XP_ECC_ISR_DESC_SEC_INDEX 4
|
||||
#define XP_ECC_ISR_DESC_SEC_WIDTH 1
|
||||
#define XP_ECC_ISR_RX_DED_INDEX 2
|
||||
#define XP_ECC_ISR_RX_DED_INDEX 3
|
||||
#define XP_ECC_ISR_RX_DED_WIDTH 1
|
||||
#define XP_ECC_ISR_RX_SEC_INDEX 3
|
||||
#define XP_ECC_ISR_RX_SEC_INDEX 2
|
||||
#define XP_ECC_ISR_RX_SEC_WIDTH 1
|
||||
#define XP_ECC_ISR_TX_DED_INDEX 4
|
||||
#define XP_ECC_ISR_TX_DED_INDEX 1
|
||||
#define XP_ECC_ISR_TX_DED_WIDTH 1
|
||||
#define XP_ECC_ISR_TX_SEC_INDEX 5
|
||||
#define XP_ECC_ISR_TX_SEC_INDEX 0
|
||||
#define XP_ECC_ISR_TX_SEC_WIDTH 1
|
||||
#define XP_I2C_MUTEX_BUSY_INDEX 31
|
||||
#define XP_I2C_MUTEX_BUSY_WIDTH 1
|
||||
|
|
Loading…
Reference in New Issue