V4L/DVB (9442): Revert back previous change to 90MHz
Note: * At High Symbol Rates we do not have enouph machine cycles to handle the incoming symbols and hence might run into problems at the very end of the specified definition * Most of the equations have been calculated for a master clock of 99 MHz, running at 90MHz, raises lot of issues such as the need to recalculate all of them , which is eventually very painful. Signed-off-by: Manu Abraham <manu@linuxtv.org> Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
This commit is contained in:
parent
07b9bf7de5
commit
f2e52cd176
|
@ -965,7 +965,7 @@ static const struct stb0899_s1_reg knc1_stb0899_s1_init_1[] = {
|
|||
{ STB0899_GPIO37CFG , 0x82 },
|
||||
{ STB0899_GPIO38CFG , 0x82 },
|
||||
{ STB0899_GPIO39CFG , 0x82 },
|
||||
{ STB0899_NCOARSE , 0x13 }, /* 0x13 = 27 Mhz Clock, F/3 = 180MHz, F/6 = 90MHz */
|
||||
{ STB0899_NCOARSE , 0x15 }, /* 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */
|
||||
{ STB0899_SYNTCTRL , 0x02 }, /* 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */
|
||||
{ STB0899_FILTCTRL , 0x00 },
|
||||
{ STB0899_SYSCTRL , 0x00 },
|
||||
|
|
|
@ -1154,7 +1154,7 @@ static const struct stb0899_s1_reg tt3200_stb0899_s1_init_1[] = {
|
|||
{ STB0899_GPIO37CFG , 0x82 },
|
||||
{ STB0899_GPIO38CFG , 0x82 },
|
||||
{ STB0899_GPIO39CFG , 0x82 },
|
||||
{ STB0899_NCOARSE , 0x13 }, /* 0x13 = 27 Mhz Clock, F/3 = 180MHz, F/6 = 90MHz */
|
||||
{ STB0899_NCOARSE , 0x15 }, /* 0x15 = 27 Mhz Clock, F/3 = 198MHz, F/6 = 99MHz */
|
||||
{ STB0899_SYNTCTRL , 0x02 }, /* 0x00 = CLK from CLKI, 0x02 = CLK from XTALI */
|
||||
{ STB0899_FILTCTRL , 0x00 },
|
||||
{ STB0899_SYSCTRL , 0x00 },
|
||||
|
|
Loading…
Reference in New Issue