[ALSA] ASoC: Fix TLV320AIC3X PLL divider table for 64 kHz rate
Signed-off-by: Jarkko Nikula <jarkko.nikula@nokia.com> Signed-off-by: Takashi Iwai <tiwai@suse.de>
This commit is contained in:
parent
b84f08d491
commit
ee47fd12d7
|
@ -681,8 +681,8 @@ static const struct aic3x_rate_divs aic3x_divs[] = {
|
|||
{22579200, 48000, 48000, 0x0, 8, 7075},
|
||||
{33868800, 48000, 48000, 0x0, 5, 8049},
|
||||
/* 64k */
|
||||
{22579200, 96000, 96000, 0x1, 8, 7075},
|
||||
{33868800, 96000, 96000, 0x1, 5, 8049},
|
||||
{22579200, 64000, 96000, 0x1, 8, 7075},
|
||||
{33868800, 64000, 96000, 0x1, 5, 8049},
|
||||
/* 88.2k */
|
||||
{22579200, 88200, 88200, 0x0, 8, 0},
|
||||
{33868800, 88200, 88200, 0x0, 5, 3333},
|
||||
|
|
Loading…
Reference in New Issue