UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

staging: rtl8192e: Rename AcmHw_ViqEn, AcmHw_VoqEn and ANAPAR_FOR_8192PciE 

Rename constants AcmHw_ViqEn to ACM_HW_VIQ_EN and AcmHw_VoqEn to
ACM_HW_VOQ_EN and ANAPAR_FOR_8192PciE to ANAPAR_FOR_8192PCIE to avoid
CamelCase which is not accepted by checkpatch.

Signed-off-by: Philipp Hortmann <philipp.g.hortmann@gmail.com>
Link: https://lore.kernel.org/r/ecdb350dcd9b1860496c1835980d34c5bca0d39e.1675792435.git.philipp.g.hortmann@gmail.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Philipp Hortmann 2023-02-07 19:16:15 +01:00 committed by Greg Kroah-Hartman
parent 7652f95f52
commit ec0eb562a7
3 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/staging/rtl8192e/rtl8192e/r8192E_dev.c
View File

@ -225,11 +225,11 @@ void rtl92e_set_reg(struct net_device *dev, u8 variable, u8 *val)
break;
case AC2_VI:
AcmCtrl |= AcmHw_ViqEn;
AcmCtrl |= ACM_HW_VIQ_EN;
break;
case AC3_VO:
AcmCtrl |= AcmHw_VoqEn;
AcmCtrl |= ACM_HW_VOQ_EN;
break;
}
} else {
@ -239,7 +239,7 @@ void rtl92e_set_reg(struct net_device *dev, u8 variable, u8 *val)
break;
case AC2_VI:
AcmCtrl &= (~AcmHw_ViqEn);
AcmCtrl &= (~ACM_HW_VIQ_EN);
break;
case AC3_VO:

6
drivers/staging/rtl8192e/rtl8192e/r8192E_hw.h
View File

@ -144,8 +144,8 @@ enum _RTL8192PCI_HW {
#define CPU_GEN_NO_LOOPBACK_SET 0x00080000
ACM_HW_CTRL = 0x171,
#define ACM_HW_BEQ_EN BIT1
#define AcmHw_ViqEn BIT2
#define AcmHw_VoqEn BIT3
#define ACM_HW_VIQ_EN BIT2
#define ACM_HW_VOQ_EN BIT3
RQPN1 = 0x180,
RQPN2 = 0x184,
RQPN3 = 0x188,
@ -250,6 +250,6 @@ enum _RTL8192PCI_HW {
#define GPI 0x108
#define ANAPAR_FOR_8192PciE 0x17
#define ANAPAR_FOR_8192PCIE 0x17
#endif

2
drivers/staging/rtl8192e/rtl8192e/r8192E_phy.c
View File

@ -1273,7 +1273,7 @@ void rtl92e_set_rf_off(struct net_device *dev)
rtl92e_set_bb_reg(dev, rOFDM1_TRxPathEnable, 0xf, 0x0);
rtl92e_set_bb_reg(dev, rFPGA0_AnalogParameter1, 0x60, 0x0);
rtl92e_set_bb_reg(dev, rFPGA0_AnalogParameter1, 0x4, 0x0);
rtl92e_writeb(dev, ANAPAR_FOR_8192PciE, 0x07);
rtl92e_writeb(dev, ANAPAR_FOR_8192PCIE, 0x07);
}