[IA64-SGI] Bus driver for the CX port of SGI's TIO chip.
This patch is to provide CX port infrastructure for SGI TIO-based
h/w. Also a 'core services' driver for SGI FPGA-based h/w.
Signed-off-by: Bruce Losure <blosure@sgi.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
This commit is contained in:
Bruce Losure
Tony Luck
parent
4944930ab7
commit
e1e19747ec
|
|
@ -574,6 +574,8 @@ CONFIG_SERIAL_NONSTANDARD=y
|
|||
# CONFIG_N_HDLC is not set
|
||||
# CONFIG_STALDRV is not set
|
||||
CONFIG_SGI_SNSC=y
|
||||
CONFIG_SGI_TIOCX=y
|
||||
CONFIG_SGI_MBCS=m
|
||||
|
||||
#
|
||||
# Serial drivers
|
||||
|
|
|
|||
|
|
@ -10,3 +10,4 @@
|
|||
obj-y += setup.o bte.o bte_error.o irq.o mca.o idle.o \
|
||||
huberror.o io_init.o iomv.o klconflib.o sn2/
|
||||
obj-$(CONFIG_IA64_GENERIC) += machvec.o
|
||||
obj-$(CONFIG_SGI_TIOCX) += tiocx.o
|
||||
|
|
|
|||
|
|
@ -399,6 +399,20 @@ config SGI_SNSC
|
|||
controller communication from user space (you want this!),
|
||||
say Y. Otherwise, say N.
|
||||
|
||||
config SGI_TIOCX
|
||||
bool "SGI TIO CX driver support"
|
||||
depends on (IA64_SGI_SN2 || IA64_GENERIC)
|
||||
help
|
||||
If you have an SGI Altix and you have fpga devices attached
|
||||
to your TIO, say Y here, otherwise say N.
|
||||
|
||||
config SGI_MBCS
|
||||
tristate "SGI FPGA Core Services driver support"
|
||||
depends on (IA64_SGI_SN2 || IA64_GENERIC)
|
||||
help
|
||||
If you have an SGI Altix with an attached SABrick
|
||||
say Y or M here, otherwise say N.
|
||||
|
||||
source "drivers/serial/Kconfig"
|
||||
|
||||
config UNIX98_PTYS
|
||||
|
|
|
|||
|
|
@ -47,6 +47,7 @@ obj-$(CONFIG_MMTIMER) += mmtimer.o
|
|||
obj-$(CONFIG_VIOCONS) += viocons.o
|
||||
obj-$(CONFIG_VIOTAPE) += viotape.o
|
||||
obj-$(CONFIG_HVCS) += hvcs.o
|
||||
obj-$(CONFIG_SGI_MBCS) += mbcs.o
|
||||
|
||||
obj-$(CONFIG_PRINTER) += lp.o
|
||||
obj-$(CONFIG_TIPAR) += tipar.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,849 @@
|
|||
/*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (c) 2005 Silicon Graphics, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
/*
|
||||
* MOATB Core Services driver.
|
||||
*/
|
||||
|
||||
#include <linux/config.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/moduleparam.h>
|
||||
#include <linux/types.h>
|
||||
#include <linux/ioport.h>
|
||||
#include <linux/notifier.h>
|
||||
#include <linux/reboot.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/fs.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/device.h>
|
||||
#include <linux/mm.h>
|
||||
#include <linux/uio.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/uaccess.h>
|
||||
#include <asm/system.h>
|
||||
#include <asm/pgtable.h>
|
||||
#include <asm/sn/addrs.h>
|
||||
#include <asm/sn/intr.h>
|
||||
#include <asm/sn/tiocx.h>
|
||||
#include "mbcs.h"
|
||||
|
||||
#define MBCS_DEBUG 0
|
||||
#if MBCS_DEBUG
|
||||
#define DBG(fmt...) printk(KERN_ALERT fmt)
|
||||
#else
|
||||
#define DBG(fmt...)
|
||||
#endif
|
||||
int mbcs_major;
|
||||
|
||||
LIST_HEAD(soft_list);
|
||||
|
||||
/*
|
||||
* file operations
|
||||
*/
|
||||
struct file_operations mbcs_ops = {
|
||||
.open = mbcs_open,
|
||||
.llseek = mbcs_sram_llseek,
|
||||
.read = mbcs_sram_read,
|
||||
.write = mbcs_sram_write,
|
||||
.mmap = mbcs_gscr_mmap,
|
||||
};
|
||||
|
||||
struct mbcs_callback_arg {
|
||||
int minor;
|
||||
struct cx_dev *cx_dev;
|
||||
};
|
||||
|
||||
static inline void mbcs_getdma_init(struct getdma *gdma)
|
||||
{
|
||||
memset(gdma, 0, sizeof(struct getdma));
|
||||
gdma->DoneIntEnable = 1;
|
||||
}
|
||||
|
||||
static inline void mbcs_putdma_init(struct putdma *pdma)
|
||||
{
|
||||
memset(pdma, 0, sizeof(struct putdma));
|
||||
pdma->DoneIntEnable = 1;
|
||||
}
|
||||
|
||||
static inline void mbcs_algo_init(struct algoblock *algo_soft)
|
||||
{
|
||||
memset(algo_soft, 0, sizeof(struct algoblock));
|
||||
}
|
||||
|
||||
static inline void mbcs_getdma_set(void *mmr,
|
||||
uint64_t hostAddr,
|
||||
uint64_t localAddr,
|
||||
uint64_t localRamSel,
|
||||
uint64_t numPkts,
|
||||
uint64_t amoEnable,
|
||||
uint64_t intrEnable,
|
||||
uint64_t peerIO,
|
||||
uint64_t amoHostDest,
|
||||
uint64_t amoModType, uint64_t intrHostDest,
|
||||
uint64_t intrVector)
|
||||
{
|
||||
union dma_control rdma_control;
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union dma_localaddr local_addr;
|
||||
union dma_hostaddr host_addr;
|
||||
|
||||
rdma_control.dma_control_reg = 0;
|
||||
amo_dest.dma_amo_dest_reg = 0;
|
||||
intr_dest.intr_dest_reg = 0;
|
||||
local_addr.dma_localaddr_reg = 0;
|
||||
host_addr.dma_hostaddr_reg = 0;
|
||||
|
||||
host_addr.dma_sys_addr = hostAddr;
|
||||
MBCS_MMR_SET(mmr, MBCS_RD_DMA_SYS_ADDR, host_addr.dma_hostaddr_reg);
|
||||
|
||||
local_addr.dma_ram_addr = localAddr;
|
||||
local_addr.dma_ram_sel = localRamSel;
|
||||
MBCS_MMR_SET(mmr, MBCS_RD_DMA_LOC_ADDR, local_addr.dma_localaddr_reg);
|
||||
|
||||
rdma_control.dma_op_length = numPkts;
|
||||
rdma_control.done_amo_en = amoEnable;
|
||||
rdma_control.done_int_en = intrEnable;
|
||||
rdma_control.pio_mem_n = peerIO;
|
||||
MBCS_MMR_SET(mmr, MBCS_RD_DMA_CTRL, rdma_control.dma_control_reg);
|
||||
|
||||
amo_dest.dma_amo_sys_addr = amoHostDest;
|
||||
amo_dest.dma_amo_mod_type = amoModType;
|
||||
MBCS_MMR_SET(mmr, MBCS_RD_DMA_AMO_DEST, amo_dest.dma_amo_dest_reg);
|
||||
|
||||
intr_dest.address = intrHostDest;
|
||||
intr_dest.int_vector = intrVector;
|
||||
MBCS_MMR_SET(mmr, MBCS_RD_DMA_INT_DEST, intr_dest.intr_dest_reg);
|
||||
|
||||
}
|
||||
|
||||
static inline void mbcs_putdma_set(void *mmr,
|
||||
uint64_t hostAddr,
|
||||
uint64_t localAddr,
|
||||
uint64_t localRamSel,
|
||||
uint64_t numPkts,
|
||||
uint64_t amoEnable,
|
||||
uint64_t intrEnable,
|
||||
uint64_t peerIO,
|
||||
uint64_t amoHostDest,
|
||||
uint64_t amoModType,
|
||||
uint64_t intrHostDest, uint64_t intrVector)
|
||||
{
|
||||
union dma_control wdma_control;
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union dma_localaddr local_addr;
|
||||
union dma_hostaddr host_addr;
|
||||
|
||||
wdma_control.dma_control_reg = 0;
|
||||
amo_dest.dma_amo_dest_reg = 0;
|
||||
intr_dest.intr_dest_reg = 0;
|
||||
local_addr.dma_localaddr_reg = 0;
|
||||
host_addr.dma_hostaddr_reg = 0;
|
||||
|
||||
host_addr.dma_sys_addr = hostAddr;
|
||||
MBCS_MMR_SET(mmr, MBCS_WR_DMA_SYS_ADDR, host_addr.dma_hostaddr_reg);
|
||||
|
||||
local_addr.dma_ram_addr = localAddr;
|
||||
local_addr.dma_ram_sel = localRamSel;
|
||||
MBCS_MMR_SET(mmr, MBCS_WR_DMA_LOC_ADDR, local_addr.dma_localaddr_reg);
|
||||
|
||||
wdma_control.dma_op_length = numPkts;
|
||||
wdma_control.done_amo_en = amoEnable;
|
||||
wdma_control.done_int_en = intrEnable;
|
||||
wdma_control.pio_mem_n = peerIO;
|
||||
MBCS_MMR_SET(mmr, MBCS_WR_DMA_CTRL, wdma_control.dma_control_reg);
|
||||
|
||||
amo_dest.dma_amo_sys_addr = amoHostDest;
|
||||
amo_dest.dma_amo_mod_type = amoModType;
|
||||
MBCS_MMR_SET(mmr, MBCS_WR_DMA_AMO_DEST, amo_dest.dma_amo_dest_reg);
|
||||
|
||||
intr_dest.address = intrHostDest;
|
||||
intr_dest.int_vector = intrVector;
|
||||
MBCS_MMR_SET(mmr, MBCS_WR_DMA_INT_DEST, intr_dest.intr_dest_reg);
|
||||
|
||||
}
|
||||
|
||||
static inline void mbcs_algo_set(void *mmr,
|
||||
uint64_t amoHostDest,
|
||||
uint64_t amoModType,
|
||||
uint64_t intrHostDest,
|
||||
uint64_t intrVector, uint64_t algoStepCount)
|
||||
{
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union algo_step step;
|
||||
|
||||
step.algo_step_reg = 0;
|
||||
intr_dest.intr_dest_reg = 0;
|
||||
amo_dest.dma_amo_dest_reg = 0;
|
||||
|
||||
amo_dest.dma_amo_sys_addr = amoHostDest;
|
||||
amo_dest.dma_amo_mod_type = amoModType;
|
||||
MBCS_MMR_SET(mmr, MBCS_ALG_AMO_DEST, amo_dest.dma_amo_dest_reg);
|
||||
|
||||
intr_dest.address = intrHostDest;
|
||||
intr_dest.int_vector = intrVector;
|
||||
MBCS_MMR_SET(mmr, MBCS_ALG_INT_DEST, intr_dest.intr_dest_reg);
|
||||
|
||||
step.alg_step_cnt = algoStepCount;
|
||||
MBCS_MMR_SET(mmr, MBCS_ALG_STEP, step.algo_step_reg);
|
||||
}
|
||||
|
||||
static inline int mbcs_getdma_start(struct mbcs_soft *soft)
|
||||
{
|
||||
void *mmr_base;
|
||||
struct getdma *gdma;
|
||||
uint64_t numPkts;
|
||||
union cm_control cm_control;
|
||||
|
||||
mmr_base = soft->mmr_base;
|
||||
gdma = &soft->getdma;
|
||||
|
||||
/* check that host address got setup */
|
||||
if (!gdma->hostAddr)
|
||||
return -1;
|
||||
|
||||
numPkts =
|
||||
(gdma->bytes + (MBCS_CACHELINE_SIZE - 1)) / MBCS_CACHELINE_SIZE;
|
||||
|
||||
/* program engine */
|
||||
mbcs_getdma_set(mmr_base, tiocx_dma_addr(gdma->hostAddr),
|
||||
gdma->localAddr,
|
||||
(gdma->localAddr < MB2) ? 0 :
|
||||
(gdma->localAddr < MB4) ? 1 :
|
||||
(gdma->localAddr < MB6) ? 2 : 3,
|
||||
numPkts,
|
||||
gdma->DoneAmoEnable,
|
||||
gdma->DoneIntEnable,
|
||||
gdma->peerIO,
|
||||
gdma->amoHostDest,
|
||||
gdma->amoModType,
|
||||
gdma->intrHostDest, gdma->intrVector);
|
||||
|
||||
/* start engine */
|
||||
cm_control.cm_control_reg = MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.rd_dma_go = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL, cm_control.cm_control_reg);
|
||||
|
||||
return 0;
|
||||
|
||||
}
|
||||
|
||||
static inline int mbcs_putdma_start(struct mbcs_soft *soft)
|
||||
{
|
||||
void *mmr_base;
|
||||
struct putdma *pdma;
|
||||
uint64_t numPkts;
|
||||
union cm_control cm_control;
|
||||
|
||||
mmr_base = soft->mmr_base;
|
||||
pdma = &soft->putdma;
|
||||
|
||||
/* check that host address got setup */
|
||||
if (!pdma->hostAddr)
|
||||
return -1;
|
||||
|
||||
numPkts =
|
||||
(pdma->bytes + (MBCS_CACHELINE_SIZE - 1)) / MBCS_CACHELINE_SIZE;
|
||||
|
||||
/* program engine */
|
||||
mbcs_putdma_set(mmr_base, tiocx_dma_addr(pdma->hostAddr),
|
||||
pdma->localAddr,
|
||||
(pdma->localAddr < MB2) ? 0 :
|
||||
(pdma->localAddr < MB4) ? 1 :
|
||||
(pdma->localAddr < MB6) ? 2 : 3,
|
||||
numPkts,
|
||||
pdma->DoneAmoEnable,
|
||||
pdma->DoneIntEnable,
|
||||
pdma->peerIO,
|
||||
pdma->amoHostDest,
|
||||
pdma->amoModType,
|
||||
pdma->intrHostDest, pdma->intrVector);
|
||||
|
||||
/* start engine */
|
||||
cm_control.cm_control_reg = MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.wr_dma_go = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL, cm_control.cm_control_reg);
|
||||
|
||||
return 0;
|
||||
|
||||
}
|
||||
|
||||
static inline int mbcs_algo_start(struct mbcs_soft *soft)
|
||||
{
|
||||
struct algoblock *algo_soft = &soft->algo;
|
||||
void *mmr_base = soft->mmr_base;
|
||||
union cm_control cm_control;
|
||||
|
||||
if (down_interruptible(&soft->algolock))
|
||||
return -ERESTARTSYS;
|
||||
|
||||
atomic_set(&soft->algo_done, 0);
|
||||
|
||||
mbcs_algo_set(mmr_base,
|
||||
algo_soft->amoHostDest,
|
||||
algo_soft->amoModType,
|
||||
algo_soft->intrHostDest,
|
||||
algo_soft->intrVector, algo_soft->algoStepCount);
|
||||
|
||||
/* start algorithm */
|
||||
cm_control.cm_control_reg = MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.alg_done_int_en = 1;
|
||||
cm_control.alg_go = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL, cm_control.cm_control_reg);
|
||||
|
||||
up(&soft->algolock);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline ssize_t
|
||||
do_mbcs_sram_dmawrite(struct mbcs_soft *soft, uint64_t hostAddr,
|
||||
size_t len, loff_t * off)
|
||||
{
|
||||
int rv = 0;
|
||||
|
||||
if (down_interruptible(&soft->dmawritelock))
|
||||
return -ERESTARTSYS;
|
||||
|
||||
atomic_set(&soft->dmawrite_done, 0);
|
||||
|
||||
soft->putdma.hostAddr = hostAddr;
|
||||
soft->putdma.localAddr = *off;
|
||||
soft->putdma.bytes = len;
|
||||
|
||||
if (mbcs_putdma_start(soft) < 0) {
|
||||
DBG(KERN_ALERT "do_mbcs_sram_dmawrite: "
|
||||
"mbcs_putdma_start failed\n");
|
||||
rv = -EAGAIN;
|
||||
goto dmawrite_exit;
|
||||
}
|
||||
|
||||
if (wait_event_interruptible(soft->dmawrite_queue,
|
||||
atomic_read(&soft->dmawrite_done))) {
|
||||
rv = -ERESTARTSYS;
|
||||
goto dmawrite_exit;
|
||||
}
|
||||
|
||||
rv = len;
|
||||
*off += len;
|
||||
|
||||
dmawrite_exit:
|
||||
up(&soft->dmawritelock);
|
||||
|
||||
return rv;
|
||||
}
|
||||
|
||||
static inline ssize_t
|
||||
do_mbcs_sram_dmaread(struct mbcs_soft *soft, uint64_t hostAddr,
|
||||
size_t len, loff_t * off)
|
||||
{
|
||||
int rv = 0;
|
||||
|
||||
if (down_interruptible(&soft->dmareadlock))
|
||||
return -ERESTARTSYS;
|
||||
|
||||
atomic_set(&soft->dmawrite_done, 0);
|
||||
|
||||
soft->getdma.hostAddr = hostAddr;
|
||||
soft->getdma.localAddr = *off;
|
||||
soft->getdma.bytes = len;
|
||||
|
||||
if (mbcs_getdma_start(soft) < 0) {
|
||||
DBG(KERN_ALERT "mbcs_strategy: mbcs_getdma_start failed\n");
|
||||
rv = -EAGAIN;
|
||||
goto dmaread_exit;
|
||||
}
|
||||
|
||||
if (wait_event_interruptible(soft->dmaread_queue,
|
||||
atomic_read(&soft->dmaread_done))) {
|
||||
rv = -ERESTARTSYS;
|
||||
goto dmaread_exit;
|
||||
}
|
||||
|
||||
rv = len;
|
||||
*off += len;
|
||||
|
||||
dmaread_exit:
|
||||
up(&soft->dmareadlock);
|
||||
|
||||
return rv;
|
||||
}
|
||||
|
||||
int mbcs_open(struct inode *ip, struct file *fp)
|
||||
{
|
||||
struct mbcs_soft *soft;
|
||||
int minor;
|
||||
|
||||
minor = iminor(ip);
|
||||
|
||||
list_for_each_entry(soft, &soft_list, list) {
|
||||
if (soft->nasid == minor) {
|
||||
fp->private_data = soft->cxdev;
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
ssize_t mbcs_sram_read(struct file * fp, char *buf, size_t len, loff_t * off)
|
||||
{
|
||||
struct cx_dev *cx_dev = fp->private_data;
|
||||
struct mbcs_soft *soft = cx_dev->soft;
|
||||
uint64_t hostAddr;
|
||||
int rv = 0;
|
||||
|
||||
hostAddr = __get_dma_pages(GFP_KERNEL, get_order(len));
|
||||
if (hostAddr == 0)
|
||||
return -ENOMEM;
|
||||
|
||||
rv = do_mbcs_sram_dmawrite(soft, hostAddr, len, off);
|
||||
if (rv < 0)
|
||||
goto exit;
|
||||
|
||||
if (copy_to_user(buf, (void *)hostAddr, len))
|
||||
rv = -EFAULT;
|
||||
|
||||
exit:
|
||||
free_pages(hostAddr, get_order(len));
|
||||
|
||||
return rv;
|
||||
}
|
||||
|
||||
ssize_t
|
||||
mbcs_sram_write(struct file * fp, const char *buf, size_t len, loff_t * off)
|
||||
{
|
||||
struct cx_dev *cx_dev = fp->private_data;
|
||||
struct mbcs_soft *soft = cx_dev->soft;
|
||||
uint64_t hostAddr;
|
||||
int rv = 0;
|
||||
|
||||
hostAddr = __get_dma_pages(GFP_KERNEL, get_order(len));
|
||||
if (hostAddr == 0)
|
||||
return -ENOMEM;
|
||||
|
||||
if (copy_from_user((void *)hostAddr, buf, len)) {
|
||||
rv = -EFAULT;
|
||||
goto exit;
|
||||
}
|
||||
|
||||
rv = do_mbcs_sram_dmaread(soft, hostAddr, len, off);
|
||||
|
||||
exit:
|
||||
free_pages(hostAddr, get_order(len));
|
||||
|
||||
return rv;
|
||||
}
|
||||
|
||||
loff_t mbcs_sram_llseek(struct file * filp, loff_t off, int whence)
|
||||
{
|
||||
loff_t newpos;
|
||||
|
||||
switch (whence) {
|
||||
case 0: /* SEEK_SET */
|
||||
newpos = off;
|
||||
break;
|
||||
|
||||
case 1: /* SEEK_CUR */
|
||||
newpos = filp->f_pos + off;
|
||||
break;
|
||||
|
||||
case 2: /* SEEK_END */
|
||||
newpos = MBCS_SRAM_SIZE + off;
|
||||
break;
|
||||
|
||||
default: /* can't happen */
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
if (newpos < 0)
|
||||
return -EINVAL;
|
||||
|
||||
filp->f_pos = newpos;
|
||||
|
||||
return newpos;
|
||||
}
|
||||
|
||||
static uint64_t mbcs_pioaddr(struct mbcs_soft *soft, uint64_t offset)
|
||||
{
|
||||
uint64_t mmr_base;
|
||||
|
||||
mmr_base = (uint64_t) (soft->mmr_base + offset);
|
||||
|
||||
return mmr_base;
|
||||
}
|
||||
|
||||
static void mbcs_debug_pioaddr_set(struct mbcs_soft *soft)
|
||||
{
|
||||
soft->debug_addr = mbcs_pioaddr(soft, MBCS_DEBUG_START);
|
||||
}
|
||||
|
||||
static void mbcs_gscr_pioaddr_set(struct mbcs_soft *soft)
|
||||
{
|
||||
soft->gscr_addr = mbcs_pioaddr(soft, MBCS_GSCR_START);
|
||||
}
|
||||
|
||||
int mbcs_gscr_mmap(struct file *fp, struct vm_area_struct *vma)
|
||||
{
|
||||
struct cx_dev *cx_dev = fp->private_data;
|
||||
struct mbcs_soft *soft = cx_dev->soft;
|
||||
|
||||
if (vma->vm_pgoff != 0)
|
||||
return -EINVAL;
|
||||
|
||||
vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
|
||||
|
||||
/* Remap-pfn-range will mark the range VM_IO and VM_RESERVED */
|
||||
if (remap_pfn_range(vma,
|
||||
vma->vm_start,
|
||||
__pa(soft->gscr_addr) >> PAGE_SHIFT,
|
||||
PAGE_SIZE,
|
||||
vma->vm_page_prot))
|
||||
return -EAGAIN;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* mbcs_completion_intr_handler - Primary completion handler.
|
||||
* @irq: irq
|
||||
* @arg: soft struct for device
|
||||
* @ep: regs
|
||||
*
|
||||
*/
|
||||
static irqreturn_t
|
||||
mbcs_completion_intr_handler(int irq, void *arg, struct pt_regs *ep)
|
||||
{
|
||||
struct mbcs_soft *soft = (struct mbcs_soft *)arg;
|
||||
void *mmr_base;
|
||||
union cm_status cm_status;
|
||||
union cm_control cm_control;
|
||||
|
||||
mmr_base = soft->mmr_base;
|
||||
cm_status.cm_status_reg = MBCS_MMR_GET(mmr_base, MBCS_CM_STATUS);
|
||||
|
||||
if (cm_status.rd_dma_done) {
|
||||
/* stop dma-read engine, clear status */
|
||||
cm_control.cm_control_reg =
|
||||
MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.rd_dma_clr = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL,
|
||||
cm_control.cm_control_reg);
|
||||
atomic_set(&soft->dmaread_done, 1);
|
||||
wake_up(&soft->dmaread_queue);
|
||||
}
|
||||
if (cm_status.wr_dma_done) {
|
||||
/* stop dma-write engine, clear status */
|
||||
cm_control.cm_control_reg =
|
||||
MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.wr_dma_clr = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL,
|
||||
cm_control.cm_control_reg);
|
||||
atomic_set(&soft->dmawrite_done, 1);
|
||||
wake_up(&soft->dmawrite_queue);
|
||||
}
|
||||
if (cm_status.alg_done) {
|
||||
/* clear status */
|
||||
cm_control.cm_control_reg =
|
||||
MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.alg_done_clr = 1;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL,
|
||||
cm_control.cm_control_reg);
|
||||
atomic_set(&soft->algo_done, 1);
|
||||
wake_up(&soft->algo_queue);
|
||||
}
|
||||
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
/**
|
||||
* mbcs_intr_alloc - Allocate interrupts.
|
||||
* @dev: device pointer
|
||||
*
|
||||
*/
|
||||
static int mbcs_intr_alloc(struct cx_dev *dev)
|
||||
{
|
||||
struct sn_irq_info *sn_irq;
|
||||
struct mbcs_soft *soft;
|
||||
struct getdma *getdma;
|
||||
struct putdma *putdma;
|
||||
struct algoblock *algo;
|
||||
|
||||
soft = dev->soft;
|
||||
getdma = &soft->getdma;
|
||||
putdma = &soft->putdma;
|
||||
algo = &soft->algo;
|
||||
|
||||
soft->get_sn_irq = NULL;
|
||||
soft->put_sn_irq = NULL;
|
||||
soft->algo_sn_irq = NULL;
|
||||
|
||||
sn_irq = tiocx_irq_alloc(dev->cx_id.nasid, TIOCX_CORELET, -1, -1, -1);
|
||||
if (sn_irq == NULL)
|
||||
return -EAGAIN;
|
||||
soft->get_sn_irq = sn_irq;
|
||||
getdma->intrHostDest = sn_irq->irq_xtalkaddr;
|
||||
getdma->intrVector = sn_irq->irq_irq;
|
||||
if (request_irq(sn_irq->irq_irq,
|
||||
(void *)mbcs_completion_intr_handler, SA_SHIRQ,
|
||||
"MBCS get intr", (void *)soft)) {
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
return -EAGAIN;
|
||||
}
|
||||
|
||||
sn_irq = tiocx_irq_alloc(dev->cx_id.nasid, TIOCX_CORELET, -1, -1, -1);
|
||||
if (sn_irq == NULL) {
|
||||
free_irq(soft->get_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
return -EAGAIN;
|
||||
}
|
||||
soft->put_sn_irq = sn_irq;
|
||||
putdma->intrHostDest = sn_irq->irq_xtalkaddr;
|
||||
putdma->intrVector = sn_irq->irq_irq;
|
||||
if (request_irq(sn_irq->irq_irq,
|
||||
(void *)mbcs_completion_intr_handler, SA_SHIRQ,
|
||||
"MBCS put intr", (void *)soft)) {
|
||||
tiocx_irq_free(soft->put_sn_irq);
|
||||
free_irq(soft->get_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
return -EAGAIN;
|
||||
}
|
||||
|
||||
sn_irq = tiocx_irq_alloc(dev->cx_id.nasid, TIOCX_CORELET, -1, -1, -1);
|
||||
if (sn_irq == NULL) {
|
||||
free_irq(soft->put_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->put_sn_irq);
|
||||
free_irq(soft->get_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
return -EAGAIN;
|
||||
}
|
||||
soft->algo_sn_irq = sn_irq;
|
||||
algo->intrHostDest = sn_irq->irq_xtalkaddr;
|
||||
algo->intrVector = sn_irq->irq_irq;
|
||||
if (request_irq(sn_irq->irq_irq,
|
||||
(void *)mbcs_completion_intr_handler, SA_SHIRQ,
|
||||
"MBCS algo intr", (void *)soft)) {
|
||||
tiocx_irq_free(soft->algo_sn_irq);
|
||||
free_irq(soft->put_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->put_sn_irq);
|
||||
free_irq(soft->get_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
return -EAGAIN;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* mbcs_intr_dealloc - Remove interrupts.
|
||||
* @dev: device pointer
|
||||
*
|
||||
*/
|
||||
static void mbcs_intr_dealloc(struct cx_dev *dev)
|
||||
{
|
||||
struct mbcs_soft *soft;
|
||||
|
||||
soft = dev->soft;
|
||||
|
||||
free_irq(soft->get_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->get_sn_irq);
|
||||
free_irq(soft->put_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->put_sn_irq);
|
||||
free_irq(soft->algo_sn_irq->irq_irq, soft);
|
||||
tiocx_irq_free(soft->algo_sn_irq);
|
||||
}
|
||||
|
||||
static inline int mbcs_hw_init(struct mbcs_soft *soft)
|
||||
{
|
||||
void *mmr_base = soft->mmr_base;
|
||||
union cm_control cm_control;
|
||||
union cm_req_timeout cm_req_timeout;
|
||||
uint64_t err_stat;
|
||||
|
||||
cm_req_timeout.cm_req_timeout_reg =
|
||||
MBCS_MMR_GET(mmr_base, MBCS_CM_REQ_TOUT);
|
||||
|
||||
cm_req_timeout.time_out = MBCS_CM_CONTROL_REQ_TOUT_MASK;
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_REQ_TOUT,
|
||||
cm_req_timeout.cm_req_timeout_reg);
|
||||
|
||||
mbcs_gscr_pioaddr_set(soft);
|
||||
mbcs_debug_pioaddr_set(soft);
|
||||
|
||||
/* clear errors */
|
||||
err_stat = MBCS_MMR_GET(mmr_base, MBCS_CM_ERR_STAT);
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CLR_ERR_STAT, err_stat);
|
||||
MBCS_MMR_ZERO(mmr_base, MBCS_CM_ERROR_DETAIL1);
|
||||
|
||||
/* enable interrupts */
|
||||
/* turn off 2^23 (INT_EN_PIO_REQ_ADDR_INV) */
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_ERR_INT_EN, 0x3ffffff7e00ffUL);
|
||||
|
||||
/* arm status regs and clear engines */
|
||||
cm_control.cm_control_reg = MBCS_MMR_GET(mmr_base, MBCS_CM_CONTROL);
|
||||
cm_control.rearm_stat_regs = 1;
|
||||
cm_control.alg_clr = 1;
|
||||
cm_control.wr_dma_clr = 1;
|
||||
cm_control.rd_dma_clr = 1;
|
||||
|
||||
MBCS_MMR_SET(mmr_base, MBCS_CM_CONTROL, cm_control.cm_control_reg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static ssize_t show_algo(struct device *dev, char *buf)
|
||||
{
|
||||
struct cx_dev *cx_dev = to_cx_dev(dev);
|
||||
struct mbcs_soft *soft = cx_dev->soft;
|
||||
uint64_t debug0;
|
||||
|
||||
/*
|
||||
* By convention, the first debug register contains the
|
||||
* algorithm number and revision.
|
||||
*/
|
||||
debug0 = *(uint64_t *) soft->debug_addr;
|
||||
|
||||
return sprintf(buf, "0x%lx 0x%lx\n",
|
||||
(debug0 >> 32), (debug0 & 0xffffffff));
|
||||
}
|
||||
|
||||
static ssize_t store_algo(struct device *dev, const char *buf, size_t count)
|
||||
{
|
||||
int n;
|
||||
struct cx_dev *cx_dev = to_cx_dev(dev);
|
||||
struct mbcs_soft *soft = cx_dev->soft;
|
||||
|
||||
if (count <= 0)
|
||||
return 0;
|
||||
|
||||
n = simple_strtoul(buf, NULL, 0);
|
||||
|
||||
if (n == 1) {
|
||||
mbcs_algo_start(soft);
|
||||
if (wait_event_interruptible(soft->algo_queue,
|
||||
atomic_read(&soft->algo_done)))
|
||||
return -ERESTARTSYS;
|
||||
}
|
||||
|
||||
return count;
|
||||
}
|
||||
|
||||
DEVICE_ATTR(algo, 0644, show_algo, store_algo);
|
||||
|
||||
/**
|
||||
* mbcs_probe - Initialize for device
|
||||
* @dev: device pointer
|
||||
* @device_id: id table pointer
|
||||
*
|
||||
*/
|
||||
static int mbcs_probe(struct cx_dev *dev, const struct cx_device_id *id)
|
||||
{
|
||||
struct mbcs_soft *soft;
|
||||
|
||||
dev->soft = NULL;
|
||||
|
||||
soft = kcalloc(1, sizeof(struct mbcs_soft), GFP_KERNEL);
|
||||
if (soft == NULL)
|
||||
return -ENOMEM;
|
||||
|
||||
soft->nasid = dev->cx_id.nasid;
|
||||
list_add(&soft->list, &soft_list);
|
||||
soft->mmr_base = (void *)tiocx_swin_base(dev->cx_id.nasid);
|
||||
dev->soft = soft;
|
||||
soft->cxdev = dev;
|
||||
|
||||
init_waitqueue_head(&soft->dmawrite_queue);
|
||||
init_waitqueue_head(&soft->dmaread_queue);
|
||||
init_waitqueue_head(&soft->algo_queue);
|
||||
|
||||
init_MUTEX(&soft->dmawritelock);
|
||||
init_MUTEX(&soft->dmareadlock);
|
||||
init_MUTEX(&soft->algolock);
|
||||
|
||||
mbcs_getdma_init(&soft->getdma);
|
||||
mbcs_putdma_init(&soft->putdma);
|
||||
mbcs_algo_init(&soft->algo);
|
||||
|
||||
mbcs_hw_init(soft);
|
||||
|
||||
/* Allocate interrupts */
|
||||
mbcs_intr_alloc(dev);
|
||||
|
||||
device_create_file(&dev->dev, &dev_attr_algo);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mbcs_remove(struct cx_dev *dev)
|
||||
{
|
||||
if (dev->soft) {
|
||||
mbcs_intr_dealloc(dev);
|
||||
kfree(dev->soft);
|
||||
}
|
||||
|
||||
device_remove_file(&dev->dev, &dev_attr_algo);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
const struct cx_device_id __devinitdata mbcs_id_table[] = {
|
||||
{
|
||||
.part_num = MBCS_PART_NUM,
|
||||
.mfg_num = MBCS_MFG_NUM,
|
||||
},
|
||||
{
|
||||
.part_num = MBCS_PART_NUM_ALG0,
|
||||
.mfg_num = MBCS_MFG_NUM,
|
||||
},
|
||||
{0, 0}
|
||||
};
|
||||
|
||||
MODULE_DEVICE_TABLE(cx, mbcs_id_table);
|
||||
|
||||
struct cx_drv mbcs_driver = {
|
||||
.name = DEVICE_NAME,
|
||||
.id_table = mbcs_id_table,
|
||||
.probe = mbcs_probe,
|
||||
.remove = mbcs_remove,
|
||||
};
|
||||
|
||||
static void __exit mbcs_exit(void)
|
||||
{
|
||||
int rv;
|
||||
|
||||
rv = unregister_chrdev(mbcs_major, DEVICE_NAME);
|
||||
if (rv < 0)
|
||||
DBG(KERN_ALERT "Error in unregister_chrdev: %d\n", rv);
|
||||
|
||||
cx_driver_unregister(&mbcs_driver);
|
||||
}
|
||||
|
||||
static int __init mbcs_init(void)
|
||||
{
|
||||
int rv;
|
||||
|
||||
// Put driver into chrdevs[]. Get major number.
|
||||
rv = register_chrdev(mbcs_major, DEVICE_NAME, &mbcs_ops);
|
||||
if (rv < 0) {
|
||||
DBG(KERN_ALERT "mbcs_init: can't get major number. %d\n", rv);
|
||||
return rv;
|
||||
}
|
||||
mbcs_major = rv;
|
||||
|
||||
return cx_driver_register(&mbcs_driver);
|
||||
}
|
||||
|
||||
module_init(mbcs_init);
|
||||
module_exit(mbcs_exit);
|
||||
|
||||
MODULE_AUTHOR("Bruce Losure <blosure@sgi.com>");
|
||||
MODULE_DESCRIPTION("Driver for MOATB Core Services");
|
||||
MODULE_LICENSE("GPL");
|
||||
|
|
@ -0,0 +1,553 @@
|
|||
/*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (c) 2005 Silicon Graphics, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
#ifndef __MBCS_H__
|
||||
#define __MBCS_H__
|
||||
|
||||
/*
|
||||
* General macros
|
||||
*/
|
||||
#define MB (1024*1024)
|
||||
#define MB2 (2*MB)
|
||||
#define MB4 (4*MB)
|
||||
#define MB6 (6*MB)
|
||||
|
||||
/*
|
||||
* Offsets and masks
|
||||
*/
|
||||
#define MBCS_CM_ID 0x0000 /* Identification */
|
||||
#define MBCS_CM_STATUS 0x0008 /* Status */
|
||||
#define MBCS_CM_ERROR_DETAIL1 0x0010 /* Error Detail1 */
|
||||
#define MBCS_CM_ERROR_DETAIL2 0x0018 /* Error Detail2 */
|
||||
#define MBCS_CM_CONTROL 0x0020 /* Control */
|
||||
#define MBCS_CM_REQ_TOUT 0x0028 /* Request Time-out */
|
||||
#define MBCS_CM_ERR_INT_DEST 0x0038 /* Error Interrupt Destination */
|
||||
#define MBCS_CM_TARG_FL 0x0050 /* Target Flush */
|
||||
#define MBCS_CM_ERR_STAT 0x0060 /* Error Status */
|
||||
#define MBCS_CM_CLR_ERR_STAT 0x0068 /* Clear Error Status */
|
||||
#define MBCS_CM_ERR_INT_EN 0x0070 /* Error Interrupt Enable */
|
||||
#define MBCS_RD_DMA_SYS_ADDR 0x0100 /* Read DMA System Address */
|
||||
#define MBCS_RD_DMA_LOC_ADDR 0x0108 /* Read DMA Local Address */
|
||||
#define MBCS_RD_DMA_CTRL 0x0110 /* Read DMA Control */
|
||||
#define MBCS_RD_DMA_AMO_DEST 0x0118 /* Read DMA AMO Destination */
|
||||
#define MBCS_RD_DMA_INT_DEST 0x0120 /* Read DMA Interrupt Destination */
|
||||
#define MBCS_RD_DMA_AUX_STAT 0x0130 /* Read DMA Auxillary Status */
|
||||
#define MBCS_WR_DMA_SYS_ADDR 0x0200 /* Write DMA System Address */
|
||||
#define MBCS_WR_DMA_LOC_ADDR 0x0208 /* Write DMA Local Address */
|
||||
#define MBCS_WR_DMA_CTRL 0x0210 /* Write DMA Control */
|
||||
#define MBCS_WR_DMA_AMO_DEST 0x0218 /* Write DMA AMO Destination */
|
||||
#define MBCS_WR_DMA_INT_DEST 0x0220 /* Write DMA Interrupt Destination */
|
||||
#define MBCS_WR_DMA_AUX_STAT 0x0230 /* Write DMA Auxillary Status */
|
||||
#define MBCS_ALG_AMO_DEST 0x0300 /* Algorithm AMO Destination */
|
||||
#define MBCS_ALG_INT_DEST 0x0308 /* Algorithm Interrupt Destination */
|
||||
#define MBCS_ALG_OFFSETS 0x0310
|
||||
#define MBCS_ALG_STEP 0x0318 /* Algorithm Step */
|
||||
|
||||
#define MBCS_GSCR_START 0x0000000
|
||||
#define MBCS_DEBUG_START 0x0100000
|
||||
#define MBCS_RAM0_START 0x0200000
|
||||
#define MBCS_RAM1_START 0x0400000
|
||||
#define MBCS_RAM2_START 0x0600000
|
||||
|
||||
#define MBCS_CM_CONTROL_REQ_TOUT_MASK 0x0000000000ffffffUL
|
||||
//#define PIO_BASE_ADDR_BASE_OFFSET_MASK 0x00fffffffff00000UL
|
||||
|
||||
#define MBCS_SRAM_SIZE (1024*1024)
|
||||
#define MBCS_CACHELINE_SIZE 128
|
||||
|
||||
/*
|
||||
* MMR get's and put's
|
||||
*/
|
||||
#define MBCS_MMR_ADDR(mmr_base, offset)((uint64_t *)(mmr_base + offset))
|
||||
#define MBCS_MMR_SET(mmr_base, offset, value) { \
|
||||
uint64_t *mbcs_mmr_set_u64p, readback; \
|
||||
mbcs_mmr_set_u64p = (uint64_t *)(mmr_base + offset); \
|
||||
*mbcs_mmr_set_u64p = value; \
|
||||
readback = *mbcs_mmr_set_u64p; \
|
||||
}
|
||||
#define MBCS_MMR_GET(mmr_base, offset) *(uint64_t *)(mmr_base + offset)
|
||||
#define MBCS_MMR_ZERO(mmr_base, offset) MBCS_MMR_SET(mmr_base, offset, 0)
|
||||
|
||||
/*
|
||||
* MBCS mmr structures
|
||||
*/
|
||||
union cm_id {
|
||||
uint64_t cm_id_reg;
|
||||
struct {
|
||||
uint64_t always_one:1, // 0
|
||||
mfg_id:11, // 11:1
|
||||
part_num:16, // 27:12
|
||||
bitstream_rev:8, // 35:28
|
||||
:28; // 63:36
|
||||
};
|
||||
};
|
||||
|
||||
union cm_status {
|
||||
uint64_t cm_status_reg;
|
||||
struct {
|
||||
uint64_t pending_reads:8, // 7:0
|
||||
pending_writes:8, // 15:8
|
||||
ice_rsp_credits:8, // 23:16
|
||||
ice_req_credits:8, // 31:24
|
||||
cm_req_credits:8, // 39:32
|
||||
:1, // 40
|
||||
rd_dma_in_progress:1, // 41
|
||||
rd_dma_done:1, // 42
|
||||
:1, // 43
|
||||
wr_dma_in_progress:1, // 44
|
||||
wr_dma_done:1, // 45
|
||||
alg_waiting:1, // 46
|
||||
alg_pipe_running:1, // 47
|
||||
alg_done:1, // 48
|
||||
:3, // 51:49
|
||||
pending_int_reqs:8, // 59:52
|
||||
:3, // 62:60
|
||||
alg_half_speed_sel:1; // 63
|
||||
};
|
||||
};
|
||||
|
||||
union cm_error_detail1 {
|
||||
uint64_t cm_error_detail1_reg;
|
||||
struct {
|
||||
uint64_t packet_type:4, // 3:0
|
||||
source_id:2, // 5:4
|
||||
data_size:2, // 7:6
|
||||
tnum:8, // 15:8
|
||||
byte_enable:8, // 23:16
|
||||
gfx_cred:8, // 31:24
|
||||
read_type:2, // 33:32
|
||||
pio_or_memory:1, // 34
|
||||
head_cw_error:1, // 35
|
||||
:12, // 47:36
|
||||
head_error_bit:1, // 48
|
||||
data_error_bit:1, // 49
|
||||
:13, // 62:50
|
||||
valid:1; // 63
|
||||
};
|
||||
};
|
||||
|
||||
union cm_error_detail2 {
|
||||
uint64_t cm_error_detail2_reg;
|
||||
struct {
|
||||
uint64_t address:56, // 55:0
|
||||
:8; // 63:56
|
||||
};
|
||||
};
|
||||
|
||||
union cm_control {
|
||||
uint64_t cm_control_reg;
|
||||
struct {
|
||||
uint64_t cm_id:2, // 1:0
|
||||
:2, // 3:2
|
||||
max_trans:5, // 8:4
|
||||
:3, // 11:9
|
||||
address_mode:1, // 12
|
||||
:7, // 19:13
|
||||
credit_limit:8, // 27:20
|
||||
:5, // 32:28
|
||||
rearm_stat_regs:1, // 33
|
||||
prescalar_byp:1, // 34
|
||||
force_gap_war:1, // 35
|
||||
rd_dma_go:1, // 36
|
||||
wr_dma_go:1, // 37
|
||||
alg_go:1, // 38
|
||||
rd_dma_clr:1, // 39
|
||||
wr_dma_clr:1, // 40
|
||||
alg_clr:1, // 41
|
||||
:2, // 43:42
|
||||
alg_wait_step:1, // 44
|
||||
alg_done_amo_en:1, // 45
|
||||
alg_done_int_en:1, // 46
|
||||
:1, // 47
|
||||
alg_sram0_locked:1, // 48
|
||||
alg_sram1_locked:1, // 49
|
||||
alg_sram2_locked:1, // 50
|
||||
alg_done_clr:1, // 51
|
||||
:12; // 63:52
|
||||
};
|
||||
};
|
||||
|
||||
union cm_req_timeout {
|
||||
uint64_t cm_req_timeout_reg;
|
||||
struct {
|
||||
uint64_t time_out:24, // 23:0
|
||||
:40; // 63:24
|
||||
};
|
||||
};
|
||||
|
||||
union intr_dest {
|
||||
uint64_t intr_dest_reg;
|
||||
struct {
|
||||
uint64_t address:56, // 55:0
|
||||
int_vector:8; // 63:56
|
||||
};
|
||||
};
|
||||
|
||||
union cm_error_status {
|
||||
uint64_t cm_error_status_reg;
|
||||
struct {
|
||||
uint64_t ecc_sbe:1, // 0
|
||||
ecc_mbe:1, // 1
|
||||
unsupported_req:1, // 2
|
||||
unexpected_rsp:1, // 3
|
||||
bad_length:1, // 4
|
||||
bad_datavalid:1, // 5
|
||||
buffer_overflow:1, // 6
|
||||
request_timeout:1, // 7
|
||||
:8, // 15:8
|
||||
head_inv_data_size:1, // 16
|
||||
rsp_pactype_inv:1, // 17
|
||||
head_sb_err:1, // 18
|
||||
missing_head:1, // 19
|
||||
head_inv_rd_type:1, // 20
|
||||
head_cmd_err_bit:1, // 21
|
||||
req_addr_align_inv:1, // 22
|
||||
pio_req_addr_inv:1, // 23
|
||||
req_range_dsize_inv:1, // 24
|
||||
early_term:1, // 25
|
||||
early_tail:1, // 26
|
||||
missing_tail:1, // 27
|
||||
data_flit_sb_err:1, // 28
|
||||
cm2hcm_req_cred_of:1, // 29
|
||||
cm2hcm_rsp_cred_of:1, // 30
|
||||
rx_bad_didn:1, // 31
|
||||
rd_dma_err_rsp:1, // 32
|
||||
rd_dma_tnum_tout:1, // 33
|
||||
rd_dma_multi_tnum_tou:1, // 34
|
||||
wr_dma_err_rsp:1, // 35
|
||||
wr_dma_tnum_tout:1, // 36
|
||||
wr_dma_multi_tnum_tou:1, // 37
|
||||
alg_data_overflow:1, // 38
|
||||
alg_data_underflow:1, // 39
|
||||
ram0_access_conflict:1, // 40
|
||||
ram1_access_conflict:1, // 41
|
||||
ram2_access_conflict:1, // 42
|
||||
ram0_perr:1, // 43
|
||||
ram1_perr:1, // 44
|
||||
ram2_perr:1, // 45
|
||||
int_gen_rsp_err:1, // 46
|
||||
int_gen_tnum_tout:1, // 47
|
||||
rd_dma_prog_err:1, // 48
|
||||
wr_dma_prog_err:1, // 49
|
||||
:14; // 63:50
|
||||
};
|
||||
};
|
||||
|
||||
union cm_clr_error_status {
|
||||
uint64_t cm_clr_error_status_reg;
|
||||
struct {
|
||||
uint64_t clr_ecc_sbe:1, // 0
|
||||
clr_ecc_mbe:1, // 1
|
||||
clr_unsupported_req:1, // 2
|
||||
clr_unexpected_rsp:1, // 3
|
||||
clr_bad_length:1, // 4
|
||||
clr_bad_datavalid:1, // 5
|
||||
clr_buffer_overflow:1, // 6
|
||||
clr_request_timeout:1, // 7
|
||||
:8, // 15:8
|
||||
clr_head_inv_data_siz:1, // 16
|
||||
clr_rsp_pactype_inv:1, // 17
|
||||
clr_head_sb_err:1, // 18
|
||||
clr_missing_head:1, // 19
|
||||
clr_head_inv_rd_type:1, // 20
|
||||
clr_head_cmd_err_bit:1, // 21
|
||||
clr_req_addr_align_in:1, // 22
|
||||
clr_pio_req_addr_inv:1, // 23
|
||||
clr_req_range_dsize_i:1, // 24
|
||||
clr_early_term:1, // 25
|
||||
clr_early_tail:1, // 26
|
||||
clr_missing_tail:1, // 27
|
||||
clr_data_flit_sb_err:1, // 28
|
||||
clr_cm2hcm_req_cred_o:1, // 29
|
||||
clr_cm2hcm_rsp_cred_o:1, // 30
|
||||
clr_rx_bad_didn:1, // 31
|
||||
clr_rd_dma_err_rsp:1, // 32
|
||||
clr_rd_dma_tnum_tout:1, // 33
|
||||
clr_rd_dma_multi_tnum:1, // 34
|
||||
clr_wr_dma_err_rsp:1, // 35
|
||||
clr_wr_dma_tnum_tout:1, // 36
|
||||
clr_wr_dma_multi_tnum:1, // 37
|
||||
clr_alg_data_overflow:1, // 38
|
||||
clr_alg_data_underflo:1, // 39
|
||||
clr_ram0_access_confl:1, // 40
|
||||
clr_ram1_access_confl:1, // 41
|
||||
clr_ram2_access_confl:1, // 42
|
||||
clr_ram0_perr:1, // 43
|
||||
clr_ram1_perr:1, // 44
|
||||
clr_ram2_perr:1, // 45
|
||||
clr_int_gen_rsp_err:1, // 46
|
||||
clr_int_gen_tnum_tout:1, // 47
|
||||
clr_rd_dma_prog_err:1, // 48
|
||||
clr_wr_dma_prog_err:1, // 49
|
||||
:14; // 63:50
|
||||
};
|
||||
};
|
||||
|
||||
union cm_error_intr_enable {
|
||||
uint64_t cm_error_intr_enable_reg;
|
||||
struct {
|
||||
uint64_t int_en_ecc_sbe:1, // 0
|
||||
int_en_ecc_mbe:1, // 1
|
||||
int_en_unsupported_re:1, // 2
|
||||
int_en_unexpected_rsp:1, // 3
|
||||
int_en_bad_length:1, // 4
|
||||
int_en_bad_datavalid:1, // 5
|
||||
int_en_buffer_overflo:1, // 6
|
||||
int_en_request_timeou:1, // 7
|
||||
:8, // 15:8
|
||||
int_en_head_inv_data_:1, // 16
|
||||
int_en_rsp_pactype_in:1, // 17
|
||||
int_en_head_sb_err:1, // 18
|
||||
int_en_missing_head:1, // 19
|
||||
int_en_head_inv_rd_ty:1, // 20
|
||||
int_en_head_cmd_err_b:1, // 21
|
||||
int_en_req_addr_align:1, // 22
|
||||
int_en_pio_req_addr_i:1, // 23
|
||||
int_en_req_range_dsiz:1, // 24
|
||||
int_en_early_term:1, // 25
|
||||
int_en_early_tail:1, // 26
|
||||
int_en_missing_tail:1, // 27
|
||||
int_en_data_flit_sb_e:1, // 28
|
||||
int_en_cm2hcm_req_cre:1, // 29
|
||||
int_en_cm2hcm_rsp_cre:1, // 30
|
||||
int_en_rx_bad_didn:1, // 31
|
||||
int_en_rd_dma_err_rsp:1, // 32
|
||||
int_en_rd_dma_tnum_to:1, // 33
|
||||
int_en_rd_dma_multi_t:1, // 34
|
||||
int_en_wr_dma_err_rsp:1, // 35
|
||||
int_en_wr_dma_tnum_to:1, // 36
|
||||
int_en_wr_dma_multi_t:1, // 37
|
||||
int_en_alg_data_overf:1, // 38
|
||||
int_en_alg_data_under:1, // 39
|
||||
int_en_ram0_access_co:1, // 40
|
||||
int_en_ram1_access_co:1, // 41
|
||||
int_en_ram2_access_co:1, // 42
|
||||
int_en_ram0_perr:1, // 43
|
||||
int_en_ram1_perr:1, // 44
|
||||
int_en_ram2_perr:1, // 45
|
||||
int_en_int_gen_rsp_er:1, // 46
|
||||
int_en_int_gen_tnum_t:1, // 47
|
||||
int_en_rd_dma_prog_er:1, // 48
|
||||
int_en_wr_dma_prog_er:1, // 49
|
||||
:14; // 63:50
|
||||
};
|
||||
};
|
||||
|
||||
struct cm_mmr {
|
||||
union cm_id id;
|
||||
union cm_status status;
|
||||
union cm_error_detail1 err_detail1;
|
||||
union cm_error_detail2 err_detail2;
|
||||
union cm_control control;
|
||||
union cm_req_timeout req_timeout;
|
||||
uint64_t reserved1[1];
|
||||
union intr_dest int_dest;
|
||||
uint64_t reserved2[2];
|
||||
uint64_t targ_flush;
|
||||
uint64_t reserved3[1];
|
||||
union cm_error_status err_status;
|
||||
union cm_clr_error_status clr_err_status;
|
||||
union cm_error_intr_enable int_enable;
|
||||
};
|
||||
|
||||
union dma_hostaddr {
|
||||
uint64_t dma_hostaddr_reg;
|
||||
struct {
|
||||
uint64_t dma_sys_addr:56, // 55:0
|
||||
:8; // 63:56
|
||||
};
|
||||
};
|
||||
|
||||
union dma_localaddr {
|
||||
uint64_t dma_localaddr_reg;
|
||||
struct {
|
||||
uint64_t dma_ram_addr:21, // 20:0
|
||||
dma_ram_sel:2, // 22:21
|
||||
:41; // 63:23
|
||||
};
|
||||
};
|
||||
|
||||
union dma_control {
|
||||
uint64_t dma_control_reg;
|
||||
struct {
|
||||
uint64_t dma_op_length:16, // 15:0
|
||||
:18, // 33:16
|
||||
done_amo_en:1, // 34
|
||||
done_int_en:1, // 35
|
||||
:1, // 36
|
||||
pio_mem_n:1, // 37
|
||||
:26; // 63:38
|
||||
};
|
||||
};
|
||||
|
||||
union dma_amo_dest {
|
||||
uint64_t dma_amo_dest_reg;
|
||||
struct {
|
||||
uint64_t dma_amo_sys_addr:56, // 55:0
|
||||
dma_amo_mod_type:3, // 58:56
|
||||
:5; // 63:59
|
||||
};
|
||||
};
|
||||
|
||||
union rdma_aux_status {
|
||||
uint64_t rdma_aux_status_reg;
|
||||
struct {
|
||||
uint64_t op_num_pacs_left:17, // 16:0
|
||||
:5, // 21:17
|
||||
lrsp_buff_empty:1, // 22
|
||||
:17, // 39:23
|
||||
pending_reqs_left:6, // 45:40
|
||||
:18; // 63:46
|
||||
};
|
||||
};
|
||||
|
||||
struct rdma_mmr {
|
||||
union dma_hostaddr host_addr;
|
||||
union dma_localaddr local_addr;
|
||||
union dma_control control;
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union rdma_aux_status aux_status;
|
||||
};
|
||||
|
||||
union wdma_aux_status {
|
||||
uint64_t wdma_aux_status_reg;
|
||||
struct {
|
||||
uint64_t op_num_pacs_left:17, // 16:0
|
||||
:4, // 20:17
|
||||
lreq_buff_empty:1, // 21
|
||||
:18, // 39:22
|
||||
pending_reqs_left:6, // 45:40
|
||||
:18; // 63:46
|
||||
};
|
||||
};
|
||||
|
||||
struct wdma_mmr {
|
||||
union dma_hostaddr host_addr;
|
||||
union dma_localaddr local_addr;
|
||||
union dma_control control;
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union wdma_aux_status aux_status;
|
||||
};
|
||||
|
||||
union algo_step {
|
||||
uint64_t algo_step_reg;
|
||||
struct {
|
||||
uint64_t alg_step_cnt:16, // 15:0
|
||||
:48; // 63:16
|
||||
};
|
||||
};
|
||||
|
||||
struct algo_mmr {
|
||||
union dma_amo_dest amo_dest;
|
||||
union intr_dest intr_dest;
|
||||
union {
|
||||
uint64_t algo_offset_reg;
|
||||
struct {
|
||||
uint64_t sram0_offset:7, // 6:0
|
||||
reserved0:1, // 7
|
||||
sram1_offset:7, // 14:8
|
||||
reserved1:1, // 15
|
||||
sram2_offset:7, // 22:16
|
||||
reserved2:14; // 63:23
|
||||
};
|
||||
} sram_offset;
|
||||
union algo_step step;
|
||||
};
|
||||
|
||||
struct mbcs_mmr {
|
||||
struct cm_mmr cm;
|
||||
uint64_t reserved1[17];
|
||||
struct rdma_mmr rdDma;
|
||||
uint64_t reserved2[25];
|
||||
struct wdma_mmr wrDma;
|
||||
uint64_t reserved3[25];
|
||||
struct algo_mmr algo;
|
||||
uint64_t reserved4[156];
|
||||
};
|
||||
|
||||
/*
|
||||
* defines
|
||||
*/
|
||||
#define DEVICE_NAME "mbcs"
|
||||
#define MBCS_PART_NUM 0xfff0
|
||||
#define MBCS_PART_NUM_ALG0 0xf001
|
||||
#define MBCS_MFG_NUM 0x1
|
||||
|
||||
struct algoblock {
|
||||
uint64_t amoHostDest;
|
||||
uint64_t amoModType;
|
||||
uint64_t intrHostDest;
|
||||
uint64_t intrVector;
|
||||
uint64_t algoStepCount;
|
||||
};
|
||||
|
||||
struct getdma {
|
||||
uint64_t hostAddr;
|
||||
uint64_t localAddr;
|
||||
uint64_t bytes;
|
||||
uint64_t DoneAmoEnable;
|
||||
uint64_t DoneIntEnable;
|
||||
uint64_t peerIO;
|
||||
uint64_t amoHostDest;
|
||||
uint64_t amoModType;
|
||||
uint64_t intrHostDest;
|
||||
uint64_t intrVector;
|
||||
};
|
||||
|
||||
struct putdma {
|
||||
uint64_t hostAddr;
|
||||
uint64_t localAddr;
|
||||
uint64_t bytes;
|
||||
uint64_t DoneAmoEnable;
|
||||
uint64_t DoneIntEnable;
|
||||
uint64_t peerIO;
|
||||
uint64_t amoHostDest;
|
||||
uint64_t amoModType;
|
||||
uint64_t intrHostDest;
|
||||
uint64_t intrVector;
|
||||
};
|
||||
|
||||
struct mbcs_soft {
|
||||
struct list_head list;
|
||||
struct cx_dev *cxdev;
|
||||
int major;
|
||||
int nasid;
|
||||
void *mmr_base;
|
||||
wait_queue_head_t dmawrite_queue;
|
||||
wait_queue_head_t dmaread_queue;
|
||||
wait_queue_head_t algo_queue;
|
||||
struct sn_irq_info *get_sn_irq;
|
||||
struct sn_irq_info *put_sn_irq;
|
||||
struct sn_irq_info *algo_sn_irq;
|
||||
struct getdma getdma;
|
||||
struct putdma putdma;
|
||||
struct algoblock algo;
|
||||
uint64_t gscr_addr; // pio addr
|
||||
uint64_t ram0_addr; // pio addr
|
||||
uint64_t ram1_addr; // pio addr
|
||||
uint64_t ram2_addr; // pio addr
|
||||
uint64_t debug_addr; // pio addr
|
||||
atomic_t dmawrite_done;
|
||||
atomic_t dmaread_done;
|
||||
atomic_t algo_done;
|
||||
struct semaphore dmawritelock;
|
||||
struct semaphore dmareadlock;
|
||||
struct semaphore algolock;
|
||||
};
|
||||
|
||||
extern int mbcs_open(struct inode *ip, struct file *fp);
|
||||
extern ssize_t mbcs_sram_read(struct file *fp, char *buf, size_t len,
|
||||
loff_t * off);
|
||||
extern ssize_t mbcs_sram_write(struct file *fp, const char *buf, size_t len,
|
||||
loff_t * off);
|
||||
extern loff_t mbcs_sram_llseek(struct file *filp, loff_t off, int whence);
|
||||
extern int mbcs_gscr_mmap(struct file *fp, struct vm_area_struct *vma);
|
||||
|
||||
#endif // __MBCS_H__
|
||||
|
|
@ -169,7 +169,10 @@
|
|||
#define TIO_BWIN_SIZE_BITS 30 /* big window size: 1G */
|
||||
#define NODE_SWIN_BASE(n, w) ((w == 0) ? NODE_BWIN_BASE((n), SWIN0_BIGWIN) \
|
||||
: RAW_NODE_SWIN_BASE(n, w))
|
||||
#define TIO_SWIN_BASE(n, w) (TIO_IO_BASE(n) + \
|
||||
((u64) (w) << TIO_SWIN_SIZE_BITS))
|
||||
#define NODE_IO_BASE(n) (GLOBAL_MMR_SPACE | NASID_SPACE(n))
|
||||
#define TIO_IO_BASE(n) (UNCACHED | NASID_SPACE(n))
|
||||
#define BWIN_SIZE (1UL << BWIN_SIZE_BITS)
|
||||
#define NODE_BWIN_BASE0(n) (NODE_IO_BASE(n) + BWIN_SIZE)
|
||||
#define NODE_BWIN_BASE(n, w) (NODE_BWIN_BASE0(n) + ((u64) (w) << BWIN_SIZE_BITS))
|
||||
|
|
|
|||
|
|
@ -0,0 +1,71 @@
|
|||
/*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (c) 2005 Silicon Graphics, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
#ifndef _ASM_IA64_SN_TIO_TIOCX_H
|
||||
#define _ASM_IA64_SN_TIO_TIOCX_H
|
||||
|
||||
#ifdef __KERNEL__
|
||||
|
||||
struct cx_id_s {
|
||||
unsigned int part_num;
|
||||
unsigned int mfg_num;
|
||||
int nasid;
|
||||
};
|
||||
|
||||
struct cx_dev {
|
||||
struct cx_id_s cx_id;
|
||||
void *soft; /* driver specific */
|
||||
struct hubdev_info *hubdev;
|
||||
struct device dev;
|
||||
struct cx_drv *driver;
|
||||
};
|
||||
|
||||
struct cx_device_id {
|
||||
unsigned int part_num;
|
||||
unsigned int mfg_num;
|
||||
};
|
||||
|
||||
struct cx_drv {
|
||||
char *name;
|
||||
const struct cx_device_id *id_table;
|
||||
struct device_driver driver;
|
||||
int (*probe) (struct cx_dev * dev, const struct cx_device_id * id);
|
||||
int (*remove) (struct cx_dev * dev);
|
||||
};
|
||||
|
||||
/* create DMA address by stripping AS bits */
|
||||
#define TIOCX_DMA_ADDR(a) (uint64_t)((uint64_t)(a) & 0xffffcfffffffffUL)
|
||||
|
||||
#define TIOCX_TO_TIOCX_DMA_ADDR(a) (uint64_t)(((uint64_t)(a) & 0xfffffffff) | \
|
||||
((((uint64_t)(a)) & 0xffffc000000000UL) <<2))
|
||||
|
||||
#define TIO_CE_ASIC_PARTNUM 0xce00
|
||||
#define TIOCX_CORELET 3
|
||||
|
||||
/* These are taken from tio_mmr_as.h */
|
||||
#define TIO_ICE_FRZ_CFG TIO_MMR_ADDR_MOD(0x00000000b0008100UL)
|
||||
#define TIO_ICE_PMI_TX_CFG TIO_MMR_ADDR_MOD(0x00000000b000b100UL)
|
||||
#define TIO_ICE_PMI_TX_DYN_CREDIT_STAT_CB3 TIO_MMR_ADDR_MOD(0x00000000b000be18UL)
|
||||
#define TIO_ICE_PMI_TX_DYN_CREDIT_STAT_CB3_CREDIT_CNT_MASK 0x000000000000000fUL
|
||||
|
||||
#define to_cx_dev(n) container_of(n, struct cx_dev, dev)
|
||||
#define to_cx_driver(drv) container_of(drv, struct cx_drv, driver)
|
||||
|
||||
extern struct sn_irq_info *tiocx_irq_alloc(nasid_t, int, int, nasid_t, int);
|
||||
extern void tiocx_irq_free(struct sn_irq_info *);
|
||||
extern int cx_device_unregister(struct cx_dev *);
|
||||
extern int cx_device_register(nasid_t, int, int, struct hubdev_info *);
|
||||
extern int cx_driver_unregister(struct cx_drv *);
|
||||
extern int cx_driver_register(struct cx_drv *);
|
||||
extern uint64_t tiocx_dma_addr(uint64_t addr);
|
||||
extern uint64_t tiocx_swin_base(int nasid);
|
||||
extern void tiocx_mmr_store(int nasid, uint64_t offset, uint64_t value);
|
||||
extern uint64_t tiocx_mmr_load(int nasid, uint64_t offset);
|
||||
|
||||
#endif // __KERNEL__
|
||||
#endif // _ASM_IA64_SN_TIO_TIOCX__
|
||||
Loading…
Reference in New Issue