perf list: Update event description for IBM z196/z114 to latest level

Update IBM z196/z114 event counter description to the latest level
as described in the documents
1. SA23-2260-07:
   "The Load-Program-Parameter and the CPU-Measurement Facilities."
   released on May, 2022
for the following counter sets:
   * Basic counter set
   * Problem counter set
   * Crypto counter set

2. SA23-2261-07:
   "The CPU-Measurement Facility Extended Counters Definition
    for z10, z196/z114, zEC12/zBC12, z13/z13s, z14, z15 and z16"
released on April 29, 2022
for the following counter sets:
   * Extended counter set
   * MT-Diagnostic counter set

Signed-off-by: Thomas Richter <tmricht@linux.ibm.com>
Acked-by: Sumanth Korikkar <sumanthk@linux.ibm.com>
Acked-by: Ian Rogers <irogers@google.com>
Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
Link: https://lore.kernel.org/r/20220531092706.1931503-6-tmricht@linux.ibm.com
Cc: acme@kernel.org
Cc: gor@linux.ibm.com
Cc: hca@linux.ibm.com
Cc: svens@linux.ibm.com
Cc: linux-kernel@vger.kernel.org
Cc: linux-perf-users@vger.kernel.org
This commit is contained in:
Thomas Richter 2022-05-31 11:27:05 +02:00 committed by Arnaldo Carvalho de Melo
parent d1833463dd
commit dfeab63acd
3 changed files with 78 additions and 78 deletions

View File

@ -3,84 +3,84 @@
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "0", "EventCode": "0",
"EventName": "CPU_CYCLES", "EventName": "CPU_CYCLES",
"BriefDescription": "CPU Cycles", "BriefDescription": "Cycle Count",
"PublicDescription": "Cycle Count" "PublicDescription": "This counter counts the total number of CPU cycles, excluding the number of cycles while the CPU is in the wait state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "1", "EventCode": "1",
"EventName": "INSTRUCTIONS", "EventName": "INSTRUCTIONS",
"BriefDescription": "Instructions", "BriefDescription": "Instruction Count",
"PublicDescription": "Instruction Count" "PublicDescription": "This counter counts the total number of instructions executed by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "2", "EventCode": "2",
"EventName": "L1I_DIR_WRITES", "EventName": "L1I_DIR_WRITES",
"BriefDescription": "L1I Directory Writes", "BriefDescription": "Level-1 I-Cache Directory Write Count",
"PublicDescription": "Level-1 I-Cache Directory Write Count" "PublicDescription": "This counter counts the total number of level-1 instruction-cache or unified-cache directory writes."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "3", "EventCode": "3",
"EventName": "L1I_PENALTY_CYCLES", "EventName": "L1I_PENALTY_CYCLES",
"BriefDescription": "L1I Penalty Cycles", "BriefDescription": "Level-1 I-Cache Penalty Cycle Count",
"PublicDescription": "Level-1 I-Cache Penalty Cycle Count" "PublicDescription": "This counter counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "4", "EventCode": "4",
"EventName": "L1D_DIR_WRITES", "EventName": "L1D_DIR_WRITES",
"BriefDescription": "L1D Directory Writes", "BriefDescription": "Level-1 D-Cache Directory Write Count",
"PublicDescription": "Level-1 D-Cache Directory Write Count" "PublicDescription": "This counter counts the total number of level-1 data-cache directory writes."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "5", "EventCode": "5",
"EventName": "L1D_PENALTY_CYCLES", "EventName": "L1D_PENALTY_CYCLES",
"BriefDescription": "L1D Penalty Cycles", "BriefDescription": "Level-1 D-Cache Penalty Cycle Count",
"PublicDescription": "Level-1 D-Cache Penalty Cycle Count" "PublicDescription": "This counter counts the total number of cache penalty cycles for level-1 data cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "32", "EventCode": "32",
"EventName": "PROBLEM_STATE_CPU_CYCLES", "EventName": "PROBLEM_STATE_CPU_CYCLES",
"BriefDescription": "Problem-State CPU Cycles", "BriefDescription": "Problem-State Cycle Count",
"PublicDescription": "Problem-State Cycle Count" "PublicDescription": "This counter counts the total number of CPU cycles when the CPU is in the problem state, excluding the number of cycles while the CPU is in the wait state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "33", "EventCode": "33",
"EventName": "PROBLEM_STATE_INSTRUCTIONS", "EventName": "PROBLEM_STATE_INSTRUCTIONS",
"BriefDescription": "Problem-State Instructions", "BriefDescription": "Problem-State Instruction Count",
"PublicDescription": "Problem-State Instruction Count" "PublicDescription": "This counter counts the total number of instructions executed by the CPU while in the problem state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "34", "EventCode": "34",
"EventName": "PROBLEM_STATE_L1I_DIR_WRITES", "EventName": "PROBLEM_STATE_L1I_DIR_WRITES",
"BriefDescription": "Problem-State L1I Directory Writes", "BriefDescription": "Problem-State Level-1 I-Cache Directory Write Count",
"PublicDescription": "Problem-State Level-1 I-Cache Directory Write Count" "PublicDescription": "This counter counts the total number of level-1 instruction-cache or unified-cache directory writes while the CPU is in the problem state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "35", "EventCode": "35",
"EventName": "PROBLEM_STATE_L1I_PENALTY_CYCLES", "EventName": "PROBLEM_STATE_L1I_PENALTY_CYCLES",
"BriefDescription": "Problem-State L1I Penalty Cycles", "BriefDescription": "Level-1 I-Cache Penalty Cycle Count",
"PublicDescription": "Problem-State Level-1 I-Cache Penalty Cycle Count" "PublicDescription": "This counter counts the total number of penalty cycles for level-1 instruction cache or unified cache while the CPU is in the problem state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "36", "EventCode": "36",
"EventName": "PROBLEM_STATE_L1D_DIR_WRITES", "EventName": "PROBLEM_STATE_L1D_DIR_WRITES",
"BriefDescription": "Problem-State L1D Directory Writes", "BriefDescription": "Problem-State Level-1 D-Cache Directory Write Count",
"PublicDescription": "Problem-State Level-1 D-Cache Directory Write Count" "PublicDescription": "This counter counts the total number of level-1 data-cache directory writes while the CPU is in the problem state."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "37", "EventCode": "37",
"EventName": "PROBLEM_STATE_L1D_PENALTY_CYCLES", "EventName": "PROBLEM_STATE_L1D_PENALTY_CYCLES",
"BriefDescription": "Problem-State L1D Penalty Cycles", "BriefDescription": "Problem-State Level-1 D-Cache Penalty Cycle Count",
"PublicDescription": "Problem-State Level-1 D-Cache Penalty Cycle Count" "PublicDescription": "This counter counts the total number of penalty cycles for level-1 data cache while the CPU is in the problem state."
} }
] ]

View File

@ -3,112 +3,112 @@
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "64", "EventCode": "64",
"EventName": "PRNG_FUNCTIONS", "EventName": "PRNG_FUNCTIONS",
"BriefDescription": "PRNG Functions", "BriefDescription": "PRNG Function Count",
"PublicDescription": "Total number of the PRNG functions issued by the CPU" "PublicDescription": "This counter counts the total number of the pseudorandom-number-generation functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "65", "EventCode": "65",
"EventName": "PRNG_CYCLES", "EventName": "PRNG_CYCLES",
"BriefDescription": "PRNG Cycles", "BriefDescription": "PRNG Cycle Count",
"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU" "PublicDescription": "This counter counts the total number of CPU cycles when the DEA/AES/SHA coprocessor is busy performing the pseudorandom- number-generation functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "66", "EventCode": "66",
"EventName": "PRNG_BLOCKED_FUNCTIONS", "EventName": "PRNG_BLOCKED_FUNCTIONS",
"BriefDescription": "PRNG Blocked Functions", "BriefDescription": "PRNG Blocked Function Count",
"PublicDescription": "Total number of the PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of the pseudorandom-number-generation functions that are issued by the CPU and are blocked because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "67", "EventCode": "67",
"EventName": "PRNG_BLOCKED_CYCLES", "EventName": "PRNG_BLOCKED_CYCLES",
"BriefDescription": "PRNG Blocked Cycles", "BriefDescription": "PRNG Blocked Cycle Count",
"PublicDescription": "Total number of CPU cycles blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of CPU cycles blocked for the pseudorandom-number-generation functions issued by the CPU because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "68", "EventCode": "68",
"EventName": "SHA_FUNCTIONS", "EventName": "SHA_FUNCTIONS",
"BriefDescription": "SHA Functions", "BriefDescription": "SHA Function Count",
"PublicDescription": "Total number of SHA functions issued by the CPU" "PublicDescription": "This counter counts the total number of the SHA functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "69", "EventCode": "69",
"EventName": "SHA_CYCLES", "EventName": "SHA_CYCLES",
"BriefDescription": "SHA Cycles", "BriefDescription": "SHA Cycle Count",
"PublicDescription": "Total number of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU" "PublicDescription": "This counter counts the total number of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "70", "EventCode": "70",
"EventName": "SHA_BLOCKED_FUNCTIONS", "EventName": "SHA_BLOCKED_FUNCTIONS",
"BriefDescription": "SHA Blocked Functions", "BriefDescription": "SHA Blocked Function Count",
"PublicDescription": "Total number of the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "71", "EventCode": "71",
"EventName": "SHA_BLOCKED_CYCLES", "EventName": "SHA_BLOCKED_CYCLES",
"BriefDescription": "SHA Bloced Cycles", "BriefDescription": "SHA Blocked Cycle Count",
"PublicDescription": "Total number of CPU cycles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of CPU cycles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "72", "EventCode": "72",
"EventName": "DEA_FUNCTIONS", "EventName": "DEA_FUNCTIONS",
"BriefDescription": "DEA Functions", "BriefDescription": "DEA Function Count",
"PublicDescription": "Total number of the DEA functions issued by the CPU" "PublicDescription": "This counter counts the total number of the DEA functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "73", "EventCode": "73",
"EventName": "DEA_CYCLES", "EventName": "DEA_CYCLES",
"BriefDescription": "DEA Cycles", "BriefDescription": "DEA Cycle Count",
"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU" "PublicDescription": "This counter counts the total number of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "74", "EventCode": "74",
"EventName": "DEA_BLOCKED_FUNCTIONS", "EventName": "DEA_BLOCKED_FUNCTIONS",
"BriefDescription": "DEA Blocked Functions", "BriefDescription": "DEA Blocked Function Count",
"PublicDescription": "Total number of the DEA functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of the DEA functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "75", "EventCode": "75",
"EventName": "DEA_BLOCKED_CYCLES", "EventName": "DEA_BLOCKED_CYCLES",
"BriefDescription": "DEA Blocked Cycles", "BriefDescription": "DEA Blocked Cycle Count",
"PublicDescription": "Total number of CPU cycles blocked for the DEA functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of CPU cycles blocked for the DEA functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "76", "EventCode": "76",
"EventName": "AES_FUNCTIONS", "EventName": "AES_FUNCTIONS",
"BriefDescription": "AES Functions", "BriefDescription": "AES Function Count",
"PublicDescription": "Total number of AES functions issued by the CPU" "PublicDescription": "This counter counts the total number of the AES functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "77", "EventCode": "77",
"EventName": "AES_CYCLES", "EventName": "AES_CYCLES",
"BriefDescription": "AES Cycles", "BriefDescription": "AES Cycle Count",
"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing the AES functions issued by the CPU" "PublicDescription": "This counter counts the total number of CPU cycles when the DEA/AES coprocessor is busy performing the AES functions issued by the CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "78", "EventCode": "78",
"EventName": "AES_BLOCKED_FUNCTIONS", "EventName": "AES_BLOCKED_FUNCTIONS",
"BriefDescription": "AES Blocked Functions", "BriefDescription": "AES Blocked Function Count",
"PublicDescription": "Total number of AES functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of the AES functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "79", "EventCode": "79",
"EventName": "AES_BLOCKED_CYCLES", "EventName": "AES_BLOCKED_CYCLES",
"BriefDescription": "AES Blocked Cycles", "BriefDescription": "AES Blocked Cycle Count",
"PublicDescription": "Total number of CPU cycles blocked for the AES functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU" "PublicDescription": "This counter counts the total number of CPU cycles blocked for the AES functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."
} }
] ]

View File

@ -4,14 +4,14 @@
"EventCode": "128", "EventCode": "128",
"EventName": "L1D_L2_SOURCED_WRITES", "EventName": "L1D_L2_SOURCED_WRITES",
"BriefDescription": "L1D L2 Sourced Writes", "BriefDescription": "L1D L2 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from the Level-2 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from the Level-2 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "129", "EventCode": "129",
"EventName": "L1I_L2_SOURCED_WRITES", "EventName": "L1I_L2_SOURCED_WRITES",
"BriefDescription": "L1I L2 Sourced Writes", "BriefDescription": "L1I L2 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from the Level-2 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from the Level-2 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
@ -32,139 +32,139 @@
"EventCode": "133", "EventCode": "133",
"EventName": "L2C_STORES_SENT", "EventName": "L2C_STORES_SENT",
"BriefDescription": "L2C Stores Sent", "BriefDescription": "L2C Stores Sent",
"PublicDescription": "Incremented by one for every store sent to Level-2 cache" "PublicDescription": "Incremented by one for every store sent to Level-2 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "134", "EventCode": "134",
"EventName": "L1D_OFFBOOK_L3_SOURCED_WRITES", "EventName": "L1D_OFFBOOK_L3_SOURCED_WRITES",
"BriefDescription": "L1D Off-Book L3 Sourced Writes", "BriefDescription": "L1D Off-Book L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from an Off Book Level-3 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Book Level-3 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "135", "EventCode": "135",
"EventName": "L1D_ONBOOK_L4_SOURCED_WRITES", "EventName": "L1D_ONBOOK_L4_SOURCED_WRITES",
"BriefDescription": "L1D On-Book L4 Sourced Writes", "BriefDescription": "L1D On-Book L4 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from an On Book Level-4 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an On Book Level-4 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "136", "EventCode": "136",
"EventName": "L1I_ONBOOK_L4_SOURCED_WRITES", "EventName": "L1I_ONBOOK_L4_SOURCED_WRITES",
"BriefDescription": "L1I On-Book L4 Sourced Writes", "BriefDescription": "L1I On-Book L4 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from an On Book Level-4 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an On Book Level-4 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "137", "EventCode": "137",
"EventName": "L1D_RO_EXCL_WRITES", "EventName": "L1D_RO_EXCL_WRITES",
"BriefDescription": "L1D Read-only Exclusive Writes", "BriefDescription": "L1D Read-only Exclusive Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line" "PublicDescription": "A directory write to the Level-1 Data Cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "138", "EventCode": "138",
"EventName": "L1D_OFFBOOK_L4_SOURCED_WRITES", "EventName": "L1D_OFFBOOK_L4_SOURCED_WRITES",
"BriefDescription": "L1D Off-Book L4 Sourced Writes", "BriefDescription": "L1D Off-Book L4 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from an Off Book Level-4 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Book Level-4 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "139", "EventCode": "139",
"EventName": "L1I_OFFBOOK_L4_SOURCED_WRITES", "EventName": "L1I_OFFBOOK_L4_SOURCED_WRITES",
"BriefDescription": "L1I Off-Book L4 Sourced Writes", "BriefDescription": "L1I Off-Book L4 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from an Off Book Level-4 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Book Level-4 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "140", "EventCode": "140",
"EventName": "DTLB1_HPAGE_WRITES", "EventName": "DTLB1_HPAGE_WRITES",
"BriefDescription": "DTLB1 One-Megabyte Page Writes", "BriefDescription": "DTLB1 One-Megabyte Page Writes",
"PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer for a one-megabyte page" "PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer for a one-megabyte page."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "141", "EventCode": "141",
"EventName": "L1D_LMEM_SOURCED_WRITES", "EventName": "L1D_LMEM_SOURCED_WRITES",
"BriefDescription": "L1D Local Memory Sourced Writes", "BriefDescription": "L1D Local Memory Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache where the installed cache line was sourced from memory that is attached to the same book as the Data cache (Local Memory)" "PublicDescription": "A directory write to the Level-1 Data Cache where the installed cache line was sourced from memory that is attached to the same book as the Data cache (Local Memory)."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "142", "EventCode": "142",
"EventName": "L1I_LMEM_SOURCED_WRITES", "EventName": "L1I_LMEM_SOURCED_WRITES",
"BriefDescription": "L1I Local Memory Sourced Writes", "BriefDescription": "L1I Local Memory Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache where the installed cache line was sourced from memory that is attached to the same book as the Instruction cache (Local Memory)" "PublicDescription": "A directory write to the Level-1 Instruction Cache where the installed cache line was sourced from memory that is attached to the same book as the Instruction cache (Local Memory)."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "143", "EventCode": "143",
"EventName": "L1I_OFFBOOK_L3_SOURCED_WRITES", "EventName": "L1I_OFFBOOK_L3_SOURCED_WRITES",
"BriefDescription": "L1I Off-Book L3 Sourced Writes", "BriefDescription": "L1I Off-Book L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from an Off Book Level-3 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Book Level-3 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "144", "EventCode": "144",
"EventName": "DTLB1_WRITES", "EventName": "DTLB1_WRITES",
"BriefDescription": "DTLB1 Writes", "BriefDescription": "DTLB1 Writes",
"PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer" "PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer (DTLB1)."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "145", "EventCode": "145",
"EventName": "ITLB1_WRITES", "EventName": "ITLB1_WRITES",
"BriefDescription": "ITLB1 Writes", "BriefDescription": "ITLB1 Writes",
"PublicDescription": "A translation entry has been written to the Level-1 Instruction Translation Lookaside Buffer" "PublicDescription": "A translation entry has been written to the Level-1 Instruction Translation Lookaside Buffer (ITLB1)."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "146", "EventCode": "146",
"EventName": "TLB2_PTE_WRITES", "EventName": "TLB2_PTE_WRITES",
"BriefDescription": "TLB2 PTE Writes", "BriefDescription": "TLB2 PTE Writes",
"PublicDescription": "A translation entry has been written to the Level-2 TLB Page Table Entry arrays" "PublicDescription": "A translation entry has been written to the Level-2 TLB Page Table Entry arrays."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "147", "EventCode": "147",
"EventName": "TLB2_CRSTE_HPAGE_WRITES", "EventName": "TLB2_CRSTE_HPAGE_WRITES",
"BriefDescription": "TLB2 CRSTE One-Megabyte Page Writes", "BriefDescription": "TLB2 CRSTE One-Megabyte Page Writes",
"PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays for a one-megabyte large page translation" "PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays for a one-megabyte large page translation."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "148", "EventCode": "148",
"EventName": "TLB2_CRSTE_WRITES", "EventName": "TLB2_CRSTE_WRITES",
"BriefDescription": "TLB2 CRSTE Writes", "BriefDescription": "TLB2 CRSTE Writes",
"PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays" "PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "150", "EventCode": "150",
"EventName": "L1D_ONCHIP_L3_SOURCED_WRITES", "EventName": "L1D_ONCHIP_L3_SOURCED_WRITES",
"BriefDescription": "L1D On-Chip L3 Sourced Writes", "BriefDescription": "L1D On-Chip L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from an On Chip Level-3 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an On Chip Level-3 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "152", "EventCode": "152",
"EventName": "L1D_OFFCHIP_L3_SOURCED_WRITES", "EventName": "L1D_OFFCHIP_L3_SOURCED_WRITES",
"BriefDescription": "L1D Off-Chip L3 Sourced Writes", "BriefDescription": "L1D Off-Chip L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache" "PublicDescription": "A directory write to the Level-1 Data Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "153", "EventCode": "153",
"EventName": "L1I_ONCHIP_L3_SOURCED_WRITES", "EventName": "L1I_ONCHIP_L3_SOURCED_WRITES",
"BriefDescription": "L1I On-Chip L3 Sourced Writes", "BriefDescription": "L1I On-Chip L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from an On Chip Level-3 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an On Chip Level-3 cache."
}, },
{ {
"Unit": "CPU-M-CF", "Unit": "CPU-M-CF",
"EventCode": "155", "EventCode": "155",
"EventName": "L1I_OFFCHIP_L3_SOURCED_WRITES", "EventName": "L1I_OFFCHIP_L3_SOURCED_WRITES",
"BriefDescription": "L1I Off-Chip L3 Sourced Writes", "BriefDescription": "L1I Off-Chip L3 Sourced Writes",
"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache" "PublicDescription": "A directory write to the Level-1 Instruction Cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache."
} }
] ]