dt-bindings: mtd: Convert Qcom NANDc binding to YAML
Convert Qcom NANDc devicetree binding to YAML. Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Link: https://lore.kernel.org/linux-mtd/20210402150128.29128-2-manivannan.sadhasivam@linaro.org
This commit is contained in:
Manivannan Sadhasivam
Miquel Raynal
parent
bd9c9fe2ad
commit
da386f7f23
|
|
@ -0,0 +1,196 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/mtd/qcom,nandc.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Qualcomm NAND controller
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- qcom,ipq806x-nand
|
||||||
|
- qcom,ipq4019-nand
|
||||||
|
- qcom,ipq6018-nand
|
||||||
|
- qcom,ipq8074-nand
|
||||||
|
- qcom,sdx55-nand
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
items:
|
||||||
|
- description: Core Clock
|
||||||
|
- description: Always ON Clock
|
||||||
|
|
||||||
|
clock-names:
|
||||||
|
items:
|
||||||
|
- const: core
|
||||||
|
- const: aon
|
||||||
|
|
||||||
|
"#address-cells": true
|
||||||
|
"#size-cells": true
|
||||||
|
|
||||||
|
patternProperties:
|
||||||
|
"^nand@[a-f0-9]$":
|
||||||
|
type: object
|
||||||
|
properties:
|
||||||
|
nand-bus-width:
|
||||||
|
const: 8
|
||||||
|
|
||||||
|
nand-ecc-strength:
|
||||||
|
enum: [1, 4, 8]
|
||||||
|
|
||||||
|
nand-ecc-step-size:
|
||||||
|
enum:
|
||||||
|
- 512
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: "nand-controller.yaml#"
|
||||||
|
|
||||||
|
- if:
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
contains:
|
||||||
|
const: qcom,ipq806x-nand
|
||||||
|
then:
|
||||||
|
properties:
|
||||||
|
dmas:
|
||||||
|
items:
|
||||||
|
- description: rxtx DMA channel
|
||||||
|
|
||||||
|
dma-names:
|
||||||
|
items:
|
||||||
|
- const: rxtx
|
||||||
|
|
||||||
|
qcom,cmd-crci:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
description:
|
||||||
|
Must contain the ADM command type CRCI block instance number
|
||||||
|
specified for the NAND controller on the given platform
|
||||||
|
|
||||||
|
qcom,data-crci:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
description:
|
||||||
|
Must contain the ADM data type CRCI block instance number
|
||||||
|
specified for the NAND controller on the given platform
|
||||||
|
|
||||||
|
- if:
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
contains:
|
||||||
|
enum:
|
||||||
|
- qcom,ipq4019-nand
|
||||||
|
- qcom,ipq6018-nand
|
||||||
|
- qcom,ipq8074-nand
|
||||||
|
- qcom,sdx55-nand
|
||||||
|
|
||||||
|
then:
|
||||||
|
properties:
|
||||||
|
dmas:
|
||||||
|
items:
|
||||||
|
- description: tx DMA channel
|
||||||
|
- description: rx DMA channel
|
||||||
|
- description: cmd DMA channel
|
||||||
|
|
||||||
|
dma-names:
|
||||||
|
items:
|
||||||
|
- const: tx
|
||||||
|
- const: rx
|
||||||
|
- const: cmd
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- clocks
|
||||||
|
- clock-names
|
||||||
|
|
||||||
|
unevaluatedProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
#include <dt-bindings/clock/qcom,gcc-ipq806x.h>
|
||||||
|
nand-controller@1ac00000 {
|
||||||
|
compatible = "qcom,ipq806x-nand";
|
||||||
|
reg = <0x1ac00000 0x800>;
|
||||||
|
|
||||||
|
clocks = <&gcc EBI2_CLK>,
|
||||||
|
<&gcc EBI2_AON_CLK>;
|
||||||
|
clock-names = "core", "aon";
|
||||||
|
|
||||||
|
dmas = <&adm_dma 3>;
|
||||||
|
dma-names = "rxtx";
|
||||||
|
qcom,cmd-crci = <15>;
|
||||||
|
qcom,data-crci = <3>;
|
||||||
|
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
nand@0 {
|
||||||
|
reg = <0>;
|
||||||
|
|
||||||
|
nand-ecc-strength = <4>;
|
||||||
|
nand-bus-width = <8>;
|
||||||
|
|
||||||
|
partitions {
|
||||||
|
compatible = "fixed-partitions";
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
|
||||||
|
partition@0 {
|
||||||
|
label = "boot-nand";
|
||||||
|
reg = <0 0x58a0000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
partition@58a0000 {
|
||||||
|
label = "fs-nand";
|
||||||
|
reg = <0x58a0000 0x4000000>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
#include <dt-bindings/clock/qcom,gcc-ipq4019.h>
|
||||||
|
nand-controller@79b0000 {
|
||||||
|
compatible = "qcom,ipq4019-nand";
|
||||||
|
reg = <0x79b0000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&gcc GCC_QPIC_CLK>,
|
||||||
|
<&gcc GCC_QPIC_AHB_CLK>;
|
||||||
|
clock-names = "core", "aon";
|
||||||
|
|
||||||
|
dmas = <&qpicbam 0>,
|
||||||
|
<&qpicbam 1>,
|
||||||
|
<&qpicbam 2>;
|
||||||
|
dma-names = "tx", "rx", "cmd";
|
||||||
|
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
nand@0 {
|
||||||
|
reg = <0>;
|
||||||
|
nand-ecc-strength = <4>;
|
||||||
|
nand-bus-width = <8>;
|
||||||
|
|
||||||
|
partitions {
|
||||||
|
compatible = "fixed-partitions";
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
|
||||||
|
partition@0 {
|
||||||
|
label = "boot-nand";
|
||||||
|
reg = <0 0x58a0000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
partition@58a0000 {
|
||||||
|
label = "fs-nand";
|
||||||
|
reg = <0x58a0000 0x4000000>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
...
|
||||||
|
|
@ -1,142 +0,0 @@
|
||||||
* Qualcomm NAND controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: must be one of the following:
|
|
||||||
* "qcom,ipq806x-nand" - for EBI2 NAND controller being used in IPQ806x
|
|
||||||
SoC and it uses ADM DMA
|
|
||||||
* "qcom,ipq4019-nand" - for QPIC NAND controller v1.4.0 being used in
|
|
||||||
IPQ4019 SoC and it uses BAM DMA
|
|
||||||
* "qcom,ipq6018-nand" - for QPIC NAND controller v1.5.0 being used in
|
|
||||||
IPQ6018 SoC and it uses BAM DMA
|
|
||||||
* "qcom,ipq8074-nand" - for QPIC NAND controller v1.5.0 being used in
|
|
||||||
IPQ8074 SoC and it uses BAM DMA
|
|
||||||
* "qcom,sdx55-nand" - for QPIC NAND controller v2.0.0 being used in
|
|
||||||
SDX55 SoC and it uses BAM DMA
|
|
||||||
|
|
||||||
- reg: MMIO address range
|
|
||||||
- clocks: must contain core clock and always on clock
|
|
||||||
- clock-names: must contain "core" for the core clock and "aon" for the
|
|
||||||
always on clock
|
|
||||||
|
|
||||||
EBI2 specific properties:
|
|
||||||
- dmas: DMA specifier, consisting of a phandle to the ADM DMA
|
|
||||||
controller node and the channel number to be used for
|
|
||||||
NAND. Refer to dma.txt and qcom_adm.txt for more details
|
|
||||||
- dma-names: must be "rxtx"
|
|
||||||
- qcom,cmd-crci: must contain the ADM command type CRCI block instance
|
|
||||||
number specified for the NAND controller on the given
|
|
||||||
platform
|
|
||||||
- qcom,data-crci: must contain the ADM data type CRCI block instance
|
|
||||||
number specified for the NAND controller on the given
|
|
||||||
platform
|
|
||||||
|
|
||||||
QPIC specific properties:
|
|
||||||
- dmas: DMA specifier, consisting of a phandle to the BAM DMA
|
|
||||||
and the channel number to be used for NAND. Refer to
|
|
||||||
dma.txt, qcom_bam_dma.txt for more details
|
|
||||||
- dma-names: must contain all 3 channel names : "tx", "rx", "cmd"
|
|
||||||
- #address-cells: <1> - subnodes give the chip-select number
|
|
||||||
- #size-cells: <0>
|
|
||||||
|
|
||||||
* NAND chip-select
|
|
||||||
|
|
||||||
Each controller may contain one or more subnodes to represent enabled
|
|
||||||
chip-selects which (may) contain NAND flash chips. Their properties are as
|
|
||||||
follows.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- reg: a single integer representing the chip-select
|
|
||||||
number (e.g., 0, 1, 2, etc.)
|
|
||||||
- #address-cells: see partition.txt
|
|
||||||
- #size-cells: see partition.txt
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
- nand-bus-width: see nand-controller.yaml
|
|
||||||
- nand-ecc-strength: see nand-controller.yaml. If not specified, then ECC strength will
|
|
||||||
be used according to chip requirement and available
|
|
||||||
OOB size.
|
|
||||||
|
|
||||||
Each nandcs device node may optionally contain a 'partitions' sub-node, which
|
|
||||||
further contains sub-nodes describing the flash partition mapping. See
|
|
||||||
partition.txt for more detail.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
nand-controller@1ac00000 {
|
|
||||||
compatible = "qcom,ipq806x-nand";
|
|
||||||
reg = <0x1ac00000 0x800>;
|
|
||||||
|
|
||||||
clocks = <&gcc EBI2_CLK>,
|
|
||||||
<&gcc EBI2_AON_CLK>;
|
|
||||||
clock-names = "core", "aon";
|
|
||||||
|
|
||||||
dmas = <&adm_dma 3>;
|
|
||||||
dma-names = "rxtx";
|
|
||||||
qcom,cmd-crci = <15>;
|
|
||||||
qcom,data-crci = <3>;
|
|
||||||
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
|
|
||||||
nand@0 {
|
|
||||||
reg = <0>;
|
|
||||||
|
|
||||||
nand-ecc-strength = <4>;
|
|
||||||
nand-bus-width = <8>;
|
|
||||||
|
|
||||||
partitions {
|
|
||||||
compatible = "fixed-partitions";
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
|
|
||||||
partition@0 {
|
|
||||||
label = "boot-nand";
|
|
||||||
reg = <0 0x58a0000>;
|
|
||||||
};
|
|
||||||
|
|
||||||
partition@58a0000 {
|
|
||||||
label = "fs-nand";
|
|
||||||
reg = <0x58a0000 0x4000000>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
nand-controller@79b0000 {
|
|
||||||
compatible = "qcom,ipq4019-nand";
|
|
||||||
reg = <0x79b0000 0x1000>;
|
|
||||||
|
|
||||||
clocks = <&gcc GCC_QPIC_CLK>,
|
|
||||||
<&gcc GCC_QPIC_AHB_CLK>;
|
|
||||||
clock-names = "core", "aon";
|
|
||||||
|
|
||||||
dmas = <&qpicbam 0>,
|
|
||||||
<&qpicbam 1>,
|
|
||||||
<&qpicbam 2>;
|
|
||||||
dma-names = "tx", "rx", "cmd";
|
|
||||||
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
|
|
||||||
nand@0 {
|
|
||||||
reg = <0>;
|
|
||||||
nand-ecc-strength = <4>;
|
|
||||||
nand-bus-width = <8>;
|
|
||||||
|
|
||||||
partitions {
|
|
||||||
compatible = "fixed-partitions";
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
|
|
||||||
partition@0 {
|
|
||||||
label = "boot-nand";
|
|
||||||
reg = <0 0x58a0000>;
|
|
||||||
};
|
|
||||||
|
|
||||||
partition@58a0000 {
|
|
||||||
label = "fs-nand";
|
|
||||||
reg = <0x58a0000 0x4000000>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
Loading…
Reference in New Issue