dt-bindings: timer: Convert Allwinner A13 HSTimer to a schema
The newer Allwinner SoCs have a High Speed Timer supported in Linux, with a matching Device Tree binding. Now that we have the DT validation in place, let's convert the device tree bindings for that controller over to a YAML schemas. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
This commit is contained in:
parent
bca4e08426
commit
d9b51093cc
|
@ -1,26 +0,0 @@
|
||||||
Allwinner SoCs High Speed Timer Controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
|
|
||||||
- compatible : should be "allwinner,sun5i-a13-hstimer" or
|
|
||||||
"allwinner,sun7i-a20-hstimer"
|
|
||||||
- reg : Specifies base physical address and size of the registers.
|
|
||||||
- interrupts : The interrupts of these timers (2 for the sun5i IP, 4 for the sun7i
|
|
||||||
one)
|
|
||||||
- clocks: phandle to the source clock (usually the AHB clock)
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
- resets: phandle to a reset controller asserting the timer
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
timer@1c60000 {
|
|
||||||
compatible = "allwinner,sun7i-a20-hstimer";
|
|
||||||
reg = <0x01c60000 0x1000>;
|
|
||||||
interrupts = <0 51 1>,
|
|
||||||
<0 52 1>,
|
|
||||||
<0 53 1>,
|
|
||||||
<0 54 1>;
|
|
||||||
clocks = <&ahb1_gates 19>;
|
|
||||||
resets = <&ahb1rst 19>;
|
|
||||||
};
|
|
|
@ -0,0 +1,79 @@
|
||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/timer/allwinner,sun5i-a13-hstimer.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Allwinner A13 High-Speed Timer Device Tree Bindings
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Chen-Yu Tsai <wens@csie.org>
|
||||||
|
- Maxime Ripard <maxime.ripard@bootlin.com>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- const: allwinner,sun5i-a13-hstimer
|
||||||
|
- const: allwinner,sun7i-a20-hstimer
|
||||||
|
- items:
|
||||||
|
- const: allwinner,sun6i-a31-hstimer
|
||||||
|
- const: allwinner,sun7i-a20-hstimer
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
minItems: 2
|
||||||
|
maxItems: 4
|
||||||
|
items:
|
||||||
|
- description: Timer 0 Interrupt
|
||||||
|
- description: Timer 1 Interrupt
|
||||||
|
- description: Timer 2 Interrupt
|
||||||
|
- description: Timer 3 Interrupt
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
resets:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- clocks
|
||||||
|
|
||||||
|
if:
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
items:
|
||||||
|
const: allwinner,sun5i-a13-hstimer
|
||||||
|
|
||||||
|
then:
|
||||||
|
properties:
|
||||||
|
interrupts:
|
||||||
|
minItems: 2
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
else:
|
||||||
|
properties:
|
||||||
|
interrupts:
|
||||||
|
minItems: 4
|
||||||
|
maxItems: 4
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
timer@1c60000 {
|
||||||
|
compatible = "allwinner,sun7i-a20-hstimer";
|
||||||
|
reg = <0x01c60000 0x1000>;
|
||||||
|
interrupts = <0 51 1>,
|
||||||
|
<0 52 1>,
|
||||||
|
<0 53 1>,
|
||||||
|
<0 54 1>;
|
||||||
|
clocks = <&ahb1_gates 19>;
|
||||||
|
resets = <&ahb1rst 19>;
|
||||||
|
};
|
||||||
|
|
||||||
|
...
|
Loading…
Reference in New Issue