net: axienet: Use standard IO accessors
This driver was using in_be32 and out_be32 IO accessors which do not exist on most platforms. Also, the use of big-endian accessors does not seem correct as this hardware is accessed over an AXI bus which, to the extent it has an endian-ness, is little-endian. Switch to standard ioread32/iowrite32 accessors. Signed-off-by: Robert Hancock <hancock@sedsystems.ca> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
23e6b2dc93
commit
d85f5f3e4e
|
@ -476,7 +476,7 @@ struct axienet_option {
|
|||
*/
|
||||
static inline u32 axienet_ior(struct axienet_local *lp, off_t offset)
|
||||
{
|
||||
return in_be32(lp->regs + offset);
|
||||
return ioread32(lp->regs + offset);
|
||||
}
|
||||
|
||||
static inline u32 axinet_ior_read_mcr(struct axienet_local *lp)
|
||||
|
@ -496,7 +496,7 @@ static inline u32 axinet_ior_read_mcr(struct axienet_local *lp)
|
|||
static inline void axienet_iow(struct axienet_local *lp, off_t offset,
|
||||
u32 value)
|
||||
{
|
||||
out_be32((lp->regs + offset), value);
|
||||
iowrite32(value, lp->regs + offset);
|
||||
}
|
||||
|
||||
/* Function prototypes visible in xilinx_axienet_mdio.c for other files */
|
||||
|
|
|
@ -125,7 +125,7 @@ static struct axienet_option axienet_options[] = {
|
|||
*/
|
||||
static inline u32 axienet_dma_in32(struct axienet_local *lp, off_t reg)
|
||||
{
|
||||
return in_be32(lp->dma_regs + reg);
|
||||
return ioread32(lp->dma_regs + reg);
|
||||
}
|
||||
|
||||
/**
|
||||
|
@ -140,7 +140,7 @@ static inline u32 axienet_dma_in32(struct axienet_local *lp, off_t reg)
|
|||
static inline void axienet_dma_out32(struct axienet_local *lp,
|
||||
off_t reg, u32 value)
|
||||
{
|
||||
out_be32((lp->dma_regs + reg), value);
|
||||
iowrite32(value, lp->dma_regs + reg);
|
||||
}
|
||||
|
||||
/**
|
||||
|
|
Loading…
Reference in New Issue