x86/split_lock: Enumerate architectural split lock disable bit

commit d7ce15e1d4 upstream.

The December 2022 edition of the Intel Instruction Set Extensions manual
defined that the split lock disable bit in the IA32_CORE_CAPABILITIES MSR
is (and retrospectively always has been) architectural.

Remove all the model specific checks except for Ice Lake variants which are
still needed because these CPU models do not enumerate presence of the
IA32_CORE_CAPABILITIES MSR.

Intel-SIG: commit d7ce15e1d4 x86/split_lock: Enumerate architectural split lock disable bit
Backport for EMR platform splitlock support.

Originally-by: Dave Hansen <dave.hansen@linux.intel.com>
Signed-off-by: Fenghua Yu <fenghua.yu@intel.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Reviewed-by: Tony Luck <tony.luck@intel.com>
Link: https://lore.kernel.org/lkml/20220701131958.687066-1-fenghua.yu@intel.com/t/#mada243bee0915532a6adef6a9e32d244d1a9aef4
(cherry picked from commit d7ce15e1d4)
Signed-off-by: Ethan Zhao <haifeng.zhao@linux.intel.com>
This commit is contained in:
Fenghua Yu 2023-03-01 17:19:46 -08:00 committed by Jianping Liu
parent e59808c931
commit d8487f51aa
1 changed files with 22 additions and 35 deletions

View File

@ -1467,29 +1467,13 @@ void switch_to_sld(unsigned long tifn)
}
/*
* Bits in the IA32_CORE_CAPABILITIES are not architectural, so they should
* only be trusted if it is confirmed that a CPU model implements a
* specific feature at a particular bit position.
*
* The possible driver data field values:
*
* - 0: CPU models that are known to have the per-core split-lock detection
* feature even though they do not enumerate IA32_CORE_CAPABILITIES.
*
* - 1: CPU models which may enumerate IA32_CORE_CAPABILITIES and if so use
* bit 5 to enumerate the per-core split-lock detection feature.
* CPU models that are known to have the per-core split-lock detection
* feature even though they do not enumerate IA32_CORE_CAPABILITIES.
*/
static const struct x86_cpu_id split_lock_cpu_ids[] __initconst = {
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_X, X86_FEATURE_ANY, 0},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_L, X86_FEATURE_ANY, 0},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_D, X86_FEATURE_ANY, 0},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_TREMONT, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_TREMONT_D, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_TREMONT_L, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_TIGERLAKE_L, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_TIGERLAKE, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_SAPPHIRERAPIDS_X, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ALDERLAKE, X86_FEATURE_ANY, 1},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_X, X86_FEATURE_ANY, 0},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_L, X86_FEATURE_ANY, 0},
{X86_VENDOR_INTEL, 6, INTEL_FAM6_ICELAKE_D, X86_FEATURE_ANY, 0},
{}
};
@ -1501,24 +1485,27 @@ static void __init split_lock_setup(struct cpuinfo_x86 *c)
if (boot_cpu_has(X86_FEATURE_HYPERVISOR))
return;
/* Check for CPUs that have support but do not enumerate it: */
m = x86_match_cpu(split_lock_cpu_ids);
if (!m)
if (m)
goto supported;
if (!cpu_has(c, X86_FEATURE_CORE_CAPABILITIES))
return;
switch (m->driver_data) {
case 0:
break;
case 1:
if (!cpu_has(c, X86_FEATURE_CORE_CAPABILITIES))
return;
rdmsrl(MSR_IA32_CORE_CAPS, ia32_core_caps);
if (!(ia32_core_caps & MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT))
return;
break;
default:
return;
}
/*
* Not all bits in MSR_IA32_CORE_CAPS are architectural, but
* MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT is. All CPUs that set
* it have split lock detection.
*/
rdmsrl(MSR_IA32_CORE_CAPS, ia32_core_caps);
if (ia32_core_caps & MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT)
goto supported;
/* CPU is not in the model list and does not have the MSR bit: */
return;
supported:
cpu_model_supports_sld = true;
__split_lock_setup();
}