UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

Ux500 DTS changes for the v5.2 kernel cycle. 

- This adds the MCDE display controller and some displays.
 - The Lima MALI-400 driver is added to the kernel, so
   let's add this block to the Ux500 DTS file.
 -----BEGIN PGP SIGNATURE-----
 
 iQIcBAABAgAGBQJct5oFAAoJEEEQszewGV1zpwsQAJ0pbd2GkXZ0AfmbTr8qgJmn
 Dy8rxTwI7cmdTI1RnQNANTwvhypZDeslZ6tCb/5KqSE7cC6gSy7c+QaTiWfjSYud
 NQt/vMrQI+ijOq+shABnk6S4ig2G4WDbCW04cKlWSODbH+bAdJ5LFNkiAeTR0DRm
 n8OjzottC+jbICz/D4o07yZv/MesmVJziC+i8DnYZlEIWGPCpNHmXGaVi5fOFue0
 ty83/C/lKMb///9XNuvTR4X03R+yARb0n54pQ/bo1eECq9zc2qcX6iXEOYiQLHul
 tHKYY6MC7wEIpPJ4uNDtsFvIeAUsI6RWgtDGbnh8zUecpYKDbwbyV7KOFIMF/NEd
 eG7ZHaguWhXIcHoYCEyunmUSdVFQJjPk8dfk7M+Fv9wCqihOoGRlyi0mEZCuypEA
 YTi27mBAUQEWn6Ub1V/vRdILmh2ACBXn5kntJYq4RYofH1FkyuZ8FK5pxb7uV3zy
 w0fhy2ZZMtAQ5+iD0YyCaehcSE7FR3C7aIPnV5BBXaIRRAZWQUqSP2xGd8hs++J0
 /0hSEO2NNg7067XMAJyl4aUjUbO2kBzvX5PeKpm8l6CtRnQLoO0wUFiaInM7IxjC
 wJWgd2o0ht9ZPNoTCcptSqd7q0zrDnK+kSXjswOEy1Qn77bb5relXEykPoBYwjIv
 Oe+k3VpboUWbIvpH340D
 =IT/9
 -----END PGP SIGNATURE-----

Merge tag 'ux500-dts-v5.2-armsoc' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson into arm/dt

Ux500 DTS changes for the v5.2 kernel cycle.
- This adds the MCDE display controller and some displays.
- The Lima MALI-400 driver is added to the kernel, so
  let's add this block to the Ux500 DTS file.

* tag 'ux500-dts-v5.2-armsoc' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson:
  ARM: dts: Ux500: Add MCDE and Samsung display
  ARM: dts: ux500: Add Mali-400

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2019-04-28 12:35:07 -07:00
parent da9a4c3d32 f4bdfcc29a
commit d7f76ac4dc
3 changed files with 89 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

74
arch/arm/boot/dts/ste-dbx5x0.dtsi
View File

@ -1196,21 +1196,73 @@
status = "disabled"; status = "disabled";
}; };
gpu@a0300000 {
/*
* This block is referred to as "Smart Graphics Adapter SGA500"
* in documentation but is in practice a pretty straight-forward
* MALI-400 GPU block.
*/
compatible = "stericsson,db8500-mali", "arm,mali-400";
reg = <0xa0300000 0x10000>;
interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "gp",
"gpmmu",
"pp0",
"ppmmu0",
"combined";
clocks = <&prcmu_clk PRCMU_ACLK>, <&prcmu_clk PRCMU_SGACLK>;
clock-names = "bus", "core";
mali-supply = <&db8500_sga_reg>;
power-domains = <&pm_domains DOMAIN_VAPE>;
};
mcde@a0350000 { mcde@a0350000 {
compatible = "stericsson,mcde"; compatible = "ste,mcde";
reg = <0xa0350000 0x1000>, /* MCDE */ reg = <0xa0350000 0x1000>;
<0xa0351000 0x1000>, /* DSI link 1 */
<0xa0352000 0x1000>, /* DSI link 2 */
<0xa0353000 0x1000>; /* DSI link 3 */
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
epod-supply = <&db8500_b2r2_mcde_reg>;
vana-supply = <&ab8500_ldo_ana_reg>;
clocks = <&prcmu_clk PRCMU_MCDECLK>, /* Main MCDE clock */ clocks = <&prcmu_clk PRCMU_MCDECLK>, /* Main MCDE clock */
<&prcmu_clk PRCMU_LCDCLK>, /* LCD clock */ <&prcmu_clk PRCMU_LCDCLK>, /* LCD clock */
<&prcmu_clk PRCMU_PLLDSI>, /* HDMI clock */ <&prcmu_clk PRCMU_PLLDSI>; /* HDMI clock */
<&prcmu_clk PRCMU_DSI0CLK>, /* DSI 0 */ clock-names = "mcde", "lcd", "hdmi";
<&prcmu_clk PRCMU_DSI1CLK>, /* DSI 1 */ #address-cells = <1>;
<&prcmu_clk PRCMU_DSI0ESCCLK>, /* TVout clock 0 */ #size-cells = <1>;
<&prcmu_clk PRCMU_DSI1ESCCLK>, /* TVout clock 1 */ ranges;
<&prcmu_clk PRCMU_DSI2ESCCLK>; /* TVout clock 2 */ status = "disabled";
dsi0: dsi@a0351000 {
compatible = "ste,mcde-dsi";
reg = <0xa0351000 0x1000>;
vana-supply = <&ab8500_ldo_ana_reg>;
clocks = <&prcmu_clk PRCMU_DSI0CLK>, <&prcmu_clk PRCMU_DSI0ESCCLK>;
clock-names = "hs", "lp";
#address-cells = <1>;
#size-cells = <0>;
};
dsi1: dsi@a0352000 {
compatible = "ste,mcde-dsi";
reg = <0xa0352000 0x1000>;
vana-supply = <&ab8500_ldo_ana_reg>;
clocks = <&prcmu_clk PRCMU_DSI1CLK>, <&prcmu_clk PRCMU_DSI1ESCCLK>;
clock-names = "hs", "lp";
#address-cells = <1>;
#size-cells = <0>;
};
dsi2: dsi@a0353000 {
compatible = "ste,mcde-dsi";
reg = <0xa0353000 0x1000>;
vana-supply = <&ab8500_ldo_ana_reg>;
/* This DSI port only has the Low Power / Energy Save clock */
clocks = <&prcmu_clk PRCMU_DSI2ESCCLK>;
clock-names = "lp";
#address-cells = <1>;
#size-cells = <0>;
};
}; };
cryp@a03cb000 { cryp@a03cb000 {

13
arch/arm/boot/dts/ste-href-stuib.dtsi
View File

@ -190,5 +190,18 @@
}; };
}; };
}; };
mcde@a0350000 {
status = "okay";
dsi@a0351000 {
panel {
compatible = "samsung,s6d16d0";
reg = <0>;
vdd1-supply = <&ab8500_ldo_aux1_reg>;
reset-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
};
};
};
}; };
}; };

13
arch/arm/boot/dts/ste-href-tvk1281618.dtsi
View File

@ -274,5 +274,18 @@
}; };
}; };
}; };
mcde@a0350000 {
status = "okay";
dsi@a0351000 {
panel {
compatible = "samsung,s6d16d0";
reg = <0>;
vdd1-supply = <&ab8500_ldo_aux1_reg>;
reset-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
};
};
};
}; };
}; };