drm/amdgpu/gfx8: enable cp/rlc ints after we disable clockgating
Even if we disable clockgating, we still need to make sure the cp/rlc interrupts are enabled for powergating which might still be enabled. Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
dfa6c82ee5
commit
d5dc36a45e
|
@ -6107,6 +6107,8 @@ static void gfx_v8_0_update_coarse_grain_clock_gating(struct amdgpu_device *adev
|
|||
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK);
|
||||
if (temp != data)
|
||||
WREG32(mmRLC_CGCG_CGLS_CTRL, data);
|
||||
/* enable interrupts again for PG */
|
||||
gfx_v8_0_enable_gui_idle_interrupt(adev, true);
|
||||
}
|
||||
|
||||
gfx_v8_0_wait_for_rlc_serdes(adev);
|
||||
|
|
Loading…
Reference in New Issue