arm/dts: Add Aspeed ast2400 device tree
A common device tree for all forth gen/ast2400 systems and a board specific dts for the Palmetto OpenPower developemnt machine which was used for testing. Signed-off-by: Joel Stanley <joel@jms.id.au>
This commit is contained in:
parent
5f1a7ab28e
commit
d44a1138cd
|
@ -839,6 +839,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
|
|||
mt8127-moose.dtb \
|
||||
mt8135-evbp1.dtb
|
||||
dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb
|
||||
dtb-$(CONFIG_ARCH_ASPEED) += aspeed-bmc-opp-palmetto.dtb
|
||||
endif
|
||||
|
||||
dtstree := $(srctree)/$(src)
|
||||
|
|
|
@ -0,0 +1,25 @@
|
|||
/dts-v1/;
|
||||
|
||||
#include "aspeed-g4.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Palmetto BMC";
|
||||
compatible = "tyan,palmetto-bmc", "aspeed,ast2400";
|
||||
|
||||
aliases {
|
||||
serial4 = &uart5;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = &uart5;
|
||||
bootargs = "console=ttyS4,38400 earlyprintk";
|
||||
};
|
||||
|
||||
memory {
|
||||
reg = <0x40000000 0x10000000>;
|
||||
};
|
||||
};
|
||||
|
||||
&uart5 {
|
||||
status = "okay";
|
||||
};
|
|
@ -0,0 +1,161 @@
|
|||
#include "skeleton.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Aspeed BMC";
|
||||
compatible = "aspeed,ast2400";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
interrupt-parent = <&vic>;
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu@0 {
|
||||
compatible = "arm,arm926ej-s";
|
||||
device_type = "cpu";
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
clocks {
|
||||
clk_clkin: clk_clkin {
|
||||
#clock-cells = <0>;
|
||||
compatible = "fixed-clock";
|
||||
clock-frequency = <48000000>;
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
ahb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
vic: interrupt-controller@1e6c0080 {
|
||||
compatible = "aspeed,ast2400-vic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
valid-sources = <0xffffffff 0x0007ffff>;
|
||||
reg = <0x1e6c0080 0x80>;
|
||||
};
|
||||
|
||||
apb {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
clk_hpll: clk_hpll@1e6e2070 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g4-hpll-clock";
|
||||
reg = <0x1e6e2070 0x4>;
|
||||
clocks = <&clk_clkin>;
|
||||
};
|
||||
|
||||
clk_apb: clk_apb@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,g4-apb-clock";
|
||||
reg = <0x1e6e2008 0x4>;
|
||||
clocks = <&clk_hpll>;
|
||||
};
|
||||
|
||||
clk_uart: clk_uart@1e6e2008 {
|
||||
#clock-cells = <0>;
|
||||
compatible = "aspeed,uart-clock";
|
||||
reg = <0x1e6e202c 0x4>;
|
||||
};
|
||||
|
||||
sram@1e720000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x1e720000 0x8000>; // 32K
|
||||
};
|
||||
|
||||
timer: timer@1e782000 {
|
||||
compatible = "aspeed,ast2400-timer";
|
||||
reg = <0x1e782000 0x90>;
|
||||
// The moxart_timer driver registers only one
|
||||
// interrupt and assumes it's for timer 1
|
||||
//interrupts = <16 17 18 35 36 37 38 39>;
|
||||
interrupts = <16>;
|
||||
clocks = <&clk_apb>;
|
||||
};
|
||||
|
||||
wdt1: wdt@1e785000 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785000 0x1c>;
|
||||
interrupts = <27>;
|
||||
};
|
||||
|
||||
wdt2: wdt@1e785020 {
|
||||
compatible = "aspeed,wdt";
|
||||
reg = <0x1e785020 0x1c>;
|
||||
interrupts = <27>;
|
||||
clocks = <&clk_apb>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart1: serial@1e783000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e783000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <9>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart2: serial@1e78d000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78d000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <32>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart3: serial@1e78e000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78e000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <33>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart4: serial@1e78f000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e78f000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <34>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart5: serial@1e784000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e784000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
current-speed = <38400>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart6: serial@1e787000 {
|
||||
compatible = "ns16550a";
|
||||
reg = <0x1e787000 0x1000>;
|
||||
reg-shift = <2>;
|
||||
interrupts = <10>;
|
||||
clocks = <&clk_uart>;
|
||||
no-loopback-test;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
Loading…
Reference in New Issue