ACPI: EC: Fold acpi_ec_clear_gpe() into its caller
Fold acpi_ec_clear_gpe() which is only used in one place into its caller and clean up comments related to that function while at it. No intentional functional impact. Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
This commit is contained in:
parent
2e84ea5a32
commit
d269fb0313
|
@ -372,23 +372,6 @@ static inline void acpi_ec_disable_gpe(struct acpi_ec *ec, bool close)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static inline void acpi_ec_clear_gpe(struct acpi_ec *ec)
|
|
||||||
{
|
|
||||||
/*
|
|
||||||
* GPE STS is a W1C register, which means:
|
|
||||||
* 1. Software can clear it without worrying about clearing other
|
|
||||||
* GPEs' STS bits when the hardware sets them in parallel.
|
|
||||||
* 2. As long as software can ensure only clearing it when it is
|
|
||||||
* set, hardware won't set it in parallel.
|
|
||||||
* So software can clear GPE in any contexts.
|
|
||||||
* Warning: do not move the check into advance_transaction() as the
|
|
||||||
* EC commands will be sent without GPE raised.
|
|
||||||
*/
|
|
||||||
if (!acpi_ec_is_gpe_raised(ec))
|
|
||||||
return;
|
|
||||||
acpi_clear_gpe(NULL, ec->gpe);
|
|
||||||
}
|
|
||||||
|
|
||||||
/* --------------------------------------------------------------------------
|
/* --------------------------------------------------------------------------
|
||||||
* Transaction Management
|
* Transaction Management
|
||||||
* -------------------------------------------------------------------------- */
|
* -------------------------------------------------------------------------- */
|
||||||
|
@ -639,13 +622,21 @@ static void advance_transaction(struct acpi_ec *ec, bool interrupt)
|
||||||
bool wakeup = false;
|
bool wakeup = false;
|
||||||
|
|
||||||
ec_dbg_stm("%s (%d)", interrupt ? "IRQ" : "TASK", smp_processor_id());
|
ec_dbg_stm("%s (%d)", interrupt ? "IRQ" : "TASK", smp_processor_id());
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* By always clearing STS before handling all indications, we can
|
* Clear GPE_STS upfront to allow subsequent hardware GPE_STS 0->1
|
||||||
* ensure a hardware STS 0->1 change after this clearing can always
|
* changes to always trigger a GPE interrupt.
|
||||||
* trigger a GPE interrupt.
|
*
|
||||||
|
* GPE STS is a W1C register, which means:
|
||||||
|
*
|
||||||
|
* 1. Software can clear it without worrying about clearing the other
|
||||||
|
* GPEs' STS bits when the hardware sets them in parallel.
|
||||||
|
*
|
||||||
|
* 2. As long as software can ensure only clearing it when it is set,
|
||||||
|
* hardware won't set it in parallel.
|
||||||
*/
|
*/
|
||||||
if (ec->gpe >= 0)
|
if (ec->gpe >= 0 && acpi_ec_is_gpe_raised(ec))
|
||||||
acpi_ec_clear_gpe(ec);
|
acpi_clear_gpe(NULL, ec->gpe);
|
||||||
|
|
||||||
status = acpi_ec_read_status(ec);
|
status = acpi_ec_read_status(ec);
|
||||||
t = ec->curr;
|
t = ec->curr;
|
||||||
|
|
Loading…
Reference in New Issue