Renesas DT binding updates for v5.4

- RZ/G2 updates for the R-Car CAN and CANFD DT bindings.
 -----BEGIN PGP SIGNATURE-----
 
 iHQEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCXUQdugAKCRCKwlD9ZEnx
 cLvaAPdcETnU5qDCjm6GfA6JZx7PsG9eAyJ20nw5re8Rf2rSAPwOnvchdqW2UmSw
 MIYctplsrCQMSb7uinJ7szC5udgmDA==
 =llZX
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-bindings-for-v5.4-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas DT binding updates for v5.4

  - RZ/G2 updates for the R-Car CAN and CANFD DT bindings.

* tag 'renesas-dt-bindings-for-v5.4-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: can: rcar_can: Complete documentation for RZ/G2[EM]
  dt-bindings: can: rcar_canfd: document r8a774a1 support

Link: https://lore.kernel.org/r/20190802120355.1430-4-geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2019-08-13 15:41:10 +02:00
commit d1406583f4
2 changed files with 6 additions and 5 deletions

View File

@ -33,7 +33,7 @@ Required properties:
- pinctrl-0: pin control group to be used for this controller. - pinctrl-0: pin control group to be used for this controller.
- pinctrl-names: must be "default". - pinctrl-names: must be "default".
Required properties for R8A7795, R8A7796 and R8A77965: Required properties for R8A774A1, R8A774C0, R8A7795, R8A7796 and R8A77965:
For the denoted SoCs, "clkp2" can be CANFD clock. This is a div6 clock and can For the denoted SoCs, "clkp2" can be CANFD clock. This is a div6 clock and can
be used by both CAN and CAN FD controller at the same time. It needs to be be used by both CAN and CAN FD controller at the same time. It needs to be
scaled to maximum frequency if any of these controllers use it. This is done scaled to maximum frequency if any of these controllers use it. This is done

View File

@ -4,6 +4,7 @@ Renesas R-Car CAN FD controller Device Tree Bindings
Required properties: Required properties:
- compatible: Must contain one or more of the following: - compatible: Must contain one or more of the following:
- "renesas,rcar-gen3-canfd" for R-Car Gen3 and RZ/G2 compatible controllers. - "renesas,rcar-gen3-canfd" for R-Car Gen3 and RZ/G2 compatible controllers.
- "renesas,r8a774a1-canfd" for R8A774A1 (RZ/G2M) compatible controller.
- "renesas,r8a774c0-canfd" for R8A774C0 (RZ/G2E) compatible controller. - "renesas,r8a774c0-canfd" for R8A774C0 (RZ/G2E) compatible controller.
- "renesas,r8a7795-canfd" for R8A7795 (R-Car H3) compatible controller. - "renesas,r8a7795-canfd" for R8A7795 (R-Car H3) compatible controller.
- "renesas,r8a7796-canfd" for R8A7796 (R-Car M3-W) compatible controller. - "renesas,r8a7796-canfd" for R8A7796 (R-Car M3-W) compatible controller.
@ -32,10 +33,10 @@ enable/disable the respective channel.
Required properties for "renesas,r8a774c0-canfd", "renesas,r8a7795-canfd", Required properties for "renesas,r8a774c0-canfd", "renesas,r8a7795-canfd",
"renesas,r8a7796-canfd", "renesas,r8a77965-canfd", and "renesas,r8a77990-canfd" "renesas,r8a7796-canfd", "renesas,r8a77965-canfd", and "renesas,r8a77990-canfd"
compatible: compatible:
In R8A774C0, R8A7795, R8A7796, R8A77965, and R8A77990 SoCs, canfd clock is a In R8A774A1, R8A774C0, R8A7795, R8A7796, R8A77965, and R8A77990 SoCs, canfd
div6 clock and can be used by both CAN and CAN FD controller at the same time. clock is a div6 clock and can be used by both CAN and CAN FD controller at the
It needs to be scaled to maximum frequency if any of these controllers use it. same time. It needs to be scaled to maximum frequency if any of these
This is done using the below properties: controllers use it. This is done using the below properties:
- assigned-clocks: phandle of canfd clock. - assigned-clocks: phandle of canfd clock.
- assigned-clock-rates: maximum frequency of this clock. - assigned-clock-rates: maximum frequency of this clock.