x86: msr-index.h: define EPB mid-points
These are currently open-coded into intel_pstate.c Signed-off-by: Len Brown <len.brown@intel.com>
This commit is contained in:
parent
c470abd4fd
commit
d0117a0e27
|
@ -463,7 +463,9 @@
|
||||||
|
|
||||||
#define MSR_IA32_ENERGY_PERF_BIAS 0x000001b0
|
#define MSR_IA32_ENERGY_PERF_BIAS 0x000001b0
|
||||||
#define ENERGY_PERF_BIAS_PERFORMANCE 0
|
#define ENERGY_PERF_BIAS_PERFORMANCE 0
|
||||||
|
#define ENERGY_PERF_BIAS_BALANCE_PERFORMANCE 4
|
||||||
#define ENERGY_PERF_BIAS_NORMAL 6
|
#define ENERGY_PERF_BIAS_NORMAL 6
|
||||||
|
#define ENERGY_PERF_BIAS_BALANCE_POWERSAVE 8
|
||||||
#define ENERGY_PERF_BIAS_POWERSAVE 15
|
#define ENERGY_PERF_BIAS_POWERSAVE 15
|
||||||
|
|
||||||
#define MSR_IA32_PACKAGE_THERM_STATUS 0x000001b1
|
#define MSR_IA32_PACKAGE_THERM_STATUS 0x000001b1
|
||||||
|
|
Loading…
Reference in New Issue