UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

SoCFPGA dts updates for v6.3 

- Align UART node with bindings
 - Add pinctrl properties for Stratix10/Agilex
 - Change address-cells to 2 to support 64-bit address for fpga region
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmPhKSIACgkQGZQEC4Gj
 KPQG5hAAl05XiutOnl7CVJNk2jlZMbjhFXGNQ+1+Wq7wrZjKUuPPbHMoAATjH1kf
 N/CxxfuD2NkILegGsYReeQ5YRGLzmRf8/pT0whaOari+6+VWiGfw1mxY5xmIaT0U
 e/imSeInEmT7M9f8vAooCiUPOI7cXQzHUTquqUv6tvhY3sodm8AkgRldEbcLC6Qq
 MrBhh5ttYAA1RsTGexDf6OZpZJ0ULbLyKLtul/k8qsqytRu20EC4NFNwqs0MA6M0
 omF69Axig3ZLlBebeR7z7k2dzlDttoCXdDdf1BJ2ZRwtv7kqxeBLmx4hsSKKJFq6
 tv39tCn6ZXNbG7Lx/exJ3Csge1PkEfx8/W+Ka/glbjRyfeSCXsUVL6c4WLTzy5LD
 sA/U6SzpLUywSlME2Kt7D8oFyTtYee1NDwB31jHmFmKFDipwzIc+xNj6GuPSCock
 vh53Oy0wHooxL6g3A3GZEjQP3Dxp11IqBJhP3xE2kYsgIEpZljXpMDMmGfrOS2yA
 PO2h31CN17559ixmD18qsRs5rVuiRJUPjtGZe1XetCqVkP0IHK7UFifWAASXA+3t
 In0IiSlGIrKjuviuwH3qu624fk1XmD+wvso/rtmbyvddfdxtNC9C0cafnzemgeNc
 7mmjZyLer2smnJnoZKQZo5hUx1wy/+MRFUNYkRmUEVpryy8ugd0=
 =Ww6H
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmPhWZkACgkQmmx57+YA
 GNkdYA/9FUSRrxuny1iOeIIf8+2RY9PB4SvNiaUQ5t9r/DqGmGkqkIqV/CMmjA2s
 hLbSY5/JV8HVQ0DPoP1/fkyEHlKaTQe0cJ8QAfzGaStE5M/0JNeV7HLsn+IMzEoS
 31ShrP4xO1ANq9V3usOilfUF3S39eogBCzTYf63J61rC1a2uhU8LAu79E2Utrkpq
 KVTFcEsSMGPGFjCkjZn9plX43tYXecPVsNEo1H10E8nDCinvgQv2S7GE/cjnFk2e
 S51rM1izxyqt5Qu8OhXm6QzKm9eX+xYymdYEpfhVepfuJ5k6+MKksdLT6HGlO4PP
 ktLXbtxVmzP/YIkJ+hPhOMJ53nFgs2328chaS9onUYC/hjYIQB26zhv4CHWjDxne
 Urwl0MtgWDmwBFsjExE2wUZ77+DFUIOMbW60FAr6ZbiPFbwrINvxwac8FT0vIprX
 PWXwllimnswEHqZEQtJk6+AbSOm9AUXtft/wHCrLG+G41QYlhUHyjvFsCoUzUdcp
 ppwKbH3EvC45F7yiQwoPzEwQjPy5VkSiHfAs1ozIH65pjXj1KmAmEQ4iuLvEx8H4
 paizdjP9SDZ1u37t8Y58Ta9tuNKFaZY9Ef5WQs3SByTbJMwIh6lIp6nRVvA/x2WQ
 2akDOaSS5Nf59mg8DtLUpYGSnchL5/qrgCxyPo1haPJeHl1ZGUM=
 =SCRk
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_updates_for_v6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/dt

SoCFPGA dts updates for v6.3
- Align UART node with bindings
- Add pinctrl properties for Stratix10/Agilex
- Change address-cells to 2 to support 64-bit address for fpga region

* tag 'socfpga_dts_updates_for_v6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  arm64: dts: socfpga: change address-cells to support 64-bit addressing
  arm64: dts: stratix10: add i2c pins for pinctrl
  arm64: dts: add pinctrl-single property for Stratix10/Agilex
  ARM: dts: socfpga: align UART node name with bindings

Link: https://lore.kernel.org/r/20230206162425.311593-1-dinguyen@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-02-06 20:48:40 +01:00
parent f7401f6bc7 2f8ba037c4
commit cfd5bdf3e9
6 changed files with 64 additions and 11 deletions

4
arch/arm/boot/dts/socfpga.dtsi
View File

@ -905,7 +905,7 @@
reset-names = "timer";
};
uart0: serial0@ffc02000 {
uart0: serial@ffc02000 {
compatible = "snps,dw-apb-uart";
reg = <0xffc02000 0x1000>;
interrupts = <0 162 4>;
@ -918,7 +918,7 @@
resets = <&rst UART0_RESET>;
};
uart1: serial1@ffc03000 {
uart1: serial@ffc03000 {
compatible = "snps,dw-apb-uart";
reg = <0xffc03000 0x1000>;
interrupts = <0 163 4>;

4
arch/arm/boot/dts/socfpga_arria10.dtsi
View File

@ -845,7 +845,7 @@
reset-names = "timer";
};
uart0: serial0@ffc02000 {
uart0: serial@ffc02000 {
compatible = "snps,dw-apb-uart";
reg = <0xffc02000 0x100>;
interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
@ -856,7 +856,7 @@
status = "disabled";
};
uart1: serial1@ffc02100 {
uart1: serial@ffc02100 {
compatible = "snps,dw-apb-uart";
reg = <0xffc02100 0x100>;
interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;

4
arch/arm/boot/dts/socfpga_vt.dts
View File

@ -57,11 +57,11 @@
clock-frequency = <7000000>;
};
serial0@ffc02000 {
serial@ffc02000 {
clock-frequency = <7372800>;
};
serial1@ffc03000 {
serial@ffc03000 {
clock-frequency = <7372800>;
};

21
arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
View File

@ -134,9 +134,8 @@
ranges = <0 0 0 0xffffffff>;
base_fpga_region {
#address-cells = <0x1>;
#size-cells = <0x1>;
#address-cells = <0x2>;
#size-cells = <0x2>;
compatible = "fpga-region";
fpga-mgr = <&fpga_mgr>;
};
@ -353,6 +352,22 @@
reset-names = "dma", "dma-ocp";
};
pinctrl0: pinctrl@ffd13000 {
compatible = "pinctrl-single";
reg = <0xffd13000 0xA0>;
#pinctrl-cells = <1>;
pinctrl-single,register-width = <32>;
pinctrl-single,function-mask = <0x0000000f>;
};
pinctrl1: pinctrl@ffd13100 {
compatible = "pinctrl-single";
reg = <0xffd13100 0x20>;
#pinctrl-cells = <1>;
pinctrl-single,register-width = <32>;
pinctrl-single,function-mask = <0x0000000f>;
};
rst: rstmgr@ffd11000 {
#reset-cells = <1>;
compatible = "altr,stratix10-rst-mgr";

23
arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
View File

@ -65,6 +65,22 @@
};
};
&pinctrl0 {
i2c1_pmx_func: i2c1-pmx-func {
pinctrl-single,pins = <
0x78 0x4 /* I2C1_SDA (IO6-B) PIN30SEL) */
0x7c 0x4 /* I2C1_SCL (IO7-B) PIN31SEL */
>;
};
i2c1_pmx_func_gpio: i2c1-pmx-func-gpio {
pinctrl-single,pins = <
0x78 0x8 /* I2C1_SDA (IO6-B) PIN30SEL) */
0x7c 0x8 /* I2C1_SCL (IO7-B) PIN31SEL */
>;
};
};
&gpio1 {
status = "okay";
};
@ -131,6 +147,13 @@
i2c-sda-falling-time-ns = <890>; /* hcnt */
i2c-sdl-falling-time-ns = <890>; /* lcnt */
pinctrl-names = "default", "gpio";
pinctrl-0 = <&i2c1_pmx_func>;
pinctrl-1 = <&i2c1_pmx_func_gpio>;
scl-gpios = <&portb 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
sda-gpios = <&portb 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
adc@14 {
compatible = "lltc,ltc2497";
reg = <0x14>;

19
arch/arm64/boot/dts/intel/socfpga_agilex.dtsi
View File

@ -139,8 +139,8 @@
ranges = <0 0 0 0xffffffff>;
base_fpga_region {
#address-cells = <0x1>;
#size-cells = <0x1>;
#address-cells = <0x2>;
#size-cells = <0x2>;
compatible = "fpga-region";
fpga-mgr = <&fpga_mgr>;
};
@ -357,6 +357,21 @@
clock-names = "apb_pclk";
};
pinctrl0: pinctrl@ffd13000 {
compatible = "pinctrl-single";
#pinctrl-cells = <1>;
reg = <0xffd13000 0xa0>;
pinctrl-single,register-width = <32>;
pinctrl-single,function-mask = <0x0000000f>;
};
pinctrl1: pinconf@ffd13100 {
compatible = "pinctrl-single";
#pinctrl-cells = <1>;
reg = <0xffd13100 0x20>;
pinctrl-single,register-width = <32>;
};
rst: rstmgr@ffd11000 {
#reset-cells = <1>;
compatible = "altr,stratix10-rst-mgr";