irqchip: LoongArch: Fix secondary bridge routing errors
upstream: no
Fixed the problem of device interrupt exception on lower
bridge 1 of 3C5000 dual-bridge platform due to extended
IO interrupt routing error.
Fixes: da2fb71cdc
("irqchip/loongson-pch-pic: Update interrupt registration policy")
Signed-off-by: Juxin Gao <gaojuxin@loongson.cn>
Signed-off-by: Ming Wang <wangming01@loongson.cn>
This commit is contained in:
parent
73d6a10d55
commit
cfb503a1fe
|
@ -268,7 +268,7 @@ static void pch_pic_reset(struct pch_pic *priv)
|
|||
|
||||
for (i = 0; i < PIC_COUNT; i++) {
|
||||
/* Write vector ID */
|
||||
writeb(priv->ht_vec_base + i, priv->base + PCH_INT_HTVEC(hwirq_to_bit(priv, i)));
|
||||
writeb(i, priv->base + PCH_INT_HTVEC(hwirq_to_bit(priv, i)));
|
||||
/* Hardcode route to HT0 Lo */
|
||||
writeb(1, priv->base + PCH_INT_ROUTE(i));
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue