UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

This adds uart support for mt6592 SoC. 

-----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJUwPQFAAoJELQ5Ylss8dNDD88P/3wvWIQs6sF2q6UQS0SptQQY
 crTvaVYsHOXOwLcaKRBcilfm8FK64MfUYxTxxeHEuKRZZIO1aTinNY+UMCfwITLf
 yDagztSXJOR+TOFeI2Dk9wNP7Okqou2BfQsV83bTJCVx7psGIz0qQLOZDK1gORf1
 YrBlVLeRD6sfWi3sn268cTKHcUjENn2xMLNqRBRXD+5cskYIdQx8jYXxsuIgGmRK
 Z7ldWgEkoCekImxbS9j5PybZFChDIxbl8E7ZZqI/FwtQQTkk0MC7nZ83mBAzM3fK
 w/d6oIEG815E1wEjeqCNFUL8RuaeqcsupfNu1+Akr8KKmdNqQAd/k5GJ+qRSHvtx
 vCMADS0gTRlwnQg8gPfxE+xshkSbvrdQh6CBV+BN9E1+VkpNv4K0QC58nG63EZDn
 DCFI3cE6L02pl37hv1PAlITIOeohCVqa9PJLOrMQYz+M0TFuZuaekyWH37HS3Rtb
 SZI8bafTYjutpgpvnbX3yQbNuun16x7YNkrWOU9X9GKhMekukZ4yEQN9hF/sJDyq
 5J104pSIZ5/wmTkN+cIlPyNTYYRNgH3A9+zkPpEiGRKraT9AU65FgukgJoTVQT4t
 Hk7/2Z4e9qr83gOcUX7Jzcs/U1KOZPiZ9XZwQjpH1AaIkrJyjrCXi7ulAuKyw6F+
 H/0QCweUBTiVVLAcIjHW
 =ulDN
 -----END PGP SIGNATURE-----

Merge tag 'v3.20-next-dts2' of https://github.com/mbgg/linux-mediatek into next/dt

Merge "ARM: mediatek: DT changes for v3.20 (round 2)" from Matthias Brugger:

This adds uart support for mt6592 SoC.

* tag 'v3.20-next-dts2' of https://github.com/mbgg/linux-mediatek:
  ARM: mediatek: dts: Add uart to mt6592

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2015-01-23 14:20:10 -08:00
parent fd10a2e411 b8be56634b
commit c6b4916460
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
arch/arm/boot/dts/mt6592.dtsi
View File

@ -78,6 +78,12 @@
#clock-cells = <0>; #clock-cells = <0>;
}; };
uart_clk: dummy26m {
compatible = "fixed-clock";
clock-frequency = <26000000>;
#clock-cells = <0>;
};
timer: timer@10008000 { timer: timer@10008000 {
compatible = "mediatek,mt6577-timer"; compatible = "mediatek,mt6577-timer";
reg = <0x10008000 0x80>; reg = <0x10008000 0x80>;
@ -102,4 +108,36 @@
reg = <0x10211000 0x1000>, reg = <0x10211000 0x1000>,
<0x10212000 0x1000>; <0x10212000 0x1000>;
}; };
uart0: serial@11002000 {
compatible = "mediatek,mt6577-uart";
reg = <0x11002000 0x400>;
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
clocks = <&uart_clk>;
status = "disabled";
};
uart1: serial@11003000 {
compatible = "mediatek,mt6577-uart";
reg = <0x11003000 0x400>;
interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
clocks = <&uart_clk>;
status = "disabled";
};
uart2: serial@11004000 {
compatible = "mediatek,mt6577-uart";
reg = <0x11004000 0x400>;
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
clocks = <&uart_clk>;
status = "disabled";
};
uart3: serial@11005000 {
compatible = "mediatek,mt6577-uart";
reg = <0x11005000 0x400>;
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
clocks = <&uart_clk>;
status = "disabled";
};
}; };