ARM: dts: rza2mevb: Add Ethernet support
The RZ/A2M EVB sub board has 2 Ethernet jacks on it. Set switch SW6_4 to ON to use Ethernet Ch-0 Set switch SW6_5 to ON to use Ethernet Ch-1 Signed-off-by: Chris Brandt <chris.brandt@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
a49f76cdda
commit
c5dab2e9a9
|
@ -62,6 +62,34 @@
|
|||
pinmux = <RZA2_PINMUX(PORT9, 0, 4)>, /* TxD4 */
|
||||
<RZA2_PINMUX(PORT9, 1, 4)>; /* RxD4 */
|
||||
};
|
||||
|
||||
eth0_pins: eth0 {
|
||||
pinmux = <RZA2_PINMUX(PORTE, 0, 7)>, /* REF50CK0 */
|
||||
<RZA2_PINMUX(PORT6, 1, 7)>, /* RMMI0_TXDEN */
|
||||
<RZA2_PINMUX(PORT6, 2, 7)>, /* RMII0_TXD0 */
|
||||
<RZA2_PINMUX(PORT6, 3, 7)>, /* RMII0_TXD1 */
|
||||
<RZA2_PINMUX(PORTE, 4, 7)>, /* RMII0_CRSDV */
|
||||
<RZA2_PINMUX(PORTE, 1, 7)>, /* RMII0_RXD0 */
|
||||
<RZA2_PINMUX(PORTE, 2, 7)>, /* RMII0_RXD1 */
|
||||
<RZA2_PINMUX(PORTE, 3, 7)>, /* RMII0_RXER */
|
||||
<RZA2_PINMUX(PORTE, 5, 1)>, /* ET0_MDC */
|
||||
<RZA2_PINMUX(PORTE, 6, 1)>, /* ET0_MDIO */
|
||||
<RZA2_PINMUX(PORTL, 0, 5)>; /* IRQ4 */
|
||||
};
|
||||
|
||||
eth1_pins: eth1 {
|
||||
pinmux = <RZA2_PINMUX(PORTK, 3, 7)>, /* REF50CK1 */
|
||||
<RZA2_PINMUX(PORTK, 0, 7)>, /* RMMI1_TXDEN */
|
||||
<RZA2_PINMUX(PORTK, 1, 7)>, /* RMII1_TXD0 */
|
||||
<RZA2_PINMUX(PORTK, 2, 7)>, /* RMII1_TXD1 */
|
||||
<RZA2_PINMUX(PORT3, 2, 7)>, /* RMII1_CRSDV */
|
||||
<RZA2_PINMUX(PORTK, 4, 7)>, /* RMII1_RXD0 */
|
||||
<RZA2_PINMUX(PORT3, 5, 7)>, /* RMII1_RXD1 */
|
||||
<RZA2_PINMUX(PORT3, 1, 7)>, /* RMII1_RXER */
|
||||
<RZA2_PINMUX(PORT3, 3, 1)>, /* ET1_MDC */
|
||||
<RZA2_PINMUX(PORT3, 4, 1)>, /* ET1_MDIO */
|
||||
<RZA2_PINMUX(PORTL, 1, 5)>; /* IRQ5 */
|
||||
};
|
||||
};
|
||||
|
||||
/* High resolution System tick timers */
|
||||
|
@ -80,3 +108,25 @@
|
|||
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
ðer0 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <ð0_pins>;
|
||||
status = "okay";
|
||||
renesas,no-ether-link;
|
||||
phy-handle = <&phy0>;
|
||||
phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
ðer1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <ð1_pins>;
|
||||
status = "okay";
|
||||
renesas,no-ether-link;
|
||||
phy-handle = <&phy1>;
|
||||
phy1: ethernet-phy@1 {
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Reference in New Issue