drm/amdgpu: exposing fica registers to df offsets
exposing fica registers to poll df pie data for xgmi error counters for vega20. Signed-off-by: Jonathan Kim <Jonathan.Kim@amd.com> Reviewed-by: Alexander Deucher <Alexander.Deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
c06403045a
commit
c52e7ebce7
|
@ -48,4 +48,8 @@
|
|||
#define smnPerfMonCtrLo3 0x01d478UL
|
||||
#define smnPerfMonCtrHi3 0x01d47cUL
|
||||
|
||||
#define smnDF_PIE_AON_FabricIndirectConfigAccessAddress3 0x1d05cUL
|
||||
#define smnDF_PIE_AON_FabricIndirectConfigAccessDataLo3 0x1d098UL
|
||||
#define smnDF_PIE_AON_FabricIndirectConfigAccessDataHi3 0x1d09cUL
|
||||
|
||||
#endif
|
||||
|
|
Loading…
Reference in New Issue