drm/gk20a/clk: fix max VCO value
For some reason max_vco was set to a lower value that it can support, which prevented some clock states to be applied. Fix this by setting it to the same value as downstream. Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
parent
50ab2e5206
commit
c50d3b2b4a
|
@ -109,7 +109,7 @@ struct gk20a_clk_pllg_params {
|
|||
};
|
||||
|
||||
static const struct gk20a_clk_pllg_params gk20a_pllg_params = {
|
||||
.min_vco = 1000, .max_vco = 1700,
|
||||
.min_vco = 1000, .max_vco = 2064,
|
||||
.min_u = 12, .max_u = 38,
|
||||
.min_m = 1, .max_m = 255,
|
||||
.min_n = 8, .max_n = 255,
|
||||
|
|
Loading…
Reference in New Issue