EDAC, i10nm: Check ECC enabling status per channel
The i10nm_edac only checks the ECC enabling status for the first channel of the memory controller. If there aren't memory DIMMs populated on the first channel, but at least one DIMM populated on the second channel, it will wrongly report that the ECC for the memory controller is disabled that fails to load the i10nm_edac driver. Fix it by checking ECC enabling status per channel. [Tony: Also report which channel has ECC disabled] Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@intel.com> Signed-off-by: Tony Luck <tony.luck@intel.com>
This commit is contained in:
parent
5c5d3ac206
commit
c4a1dd9e83
|
@ -168,9 +168,9 @@ static int i10nm_get_dimm_config(struct mem_ctl_info *mci)
|
|||
ndimms += skx_get_nvdimm_info(dimm, imc, i, j,
|
||||
EDAC_MOD_STR);
|
||||
}
|
||||
if (ndimms && !i10nm_check_ecc(imc, 0)) {
|
||||
i10nm_printk(KERN_ERR, "ECC is disabled on imc %d\n",
|
||||
imc->mc);
|
||||
if (ndimms && !i10nm_check_ecc(imc, i)) {
|
||||
i10nm_printk(KERN_ERR, "ECC is disabled on imc %d channel %d\n",
|
||||
imc->mc, i);
|
||||
return -ENODEV;
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue