dt-bindings: clock: ast2600: Add I3C and MAC reset definitions
Add reset definitions of AST2600 I3C and MAC controllers. In the case of the I3C reset, since there is no reset-line hardware available for `ASPEED_RESET_I3C_DMA`, a new macro `ASPEED_RESET_I3C` with the same ID is introduced to provide a more accurate representation of the hardware. The old macro `ASPEED_RESET_I3C_DMA` is kept to provide backward compatibility. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com> Link: https://lore.kernel.org/r/20230718062616.2822339-1-dylan_hung@aspeedtech.com Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
dac7d7a8cd
commit
bbb8eb3cb0
|
@ -90,7 +90,19 @@
|
|||
/* Only list resets here that are not part of a clock gate + reset pair */
|
||||
#define ASPEED_RESET_ADC 55
|
||||
#define ASPEED_RESET_JTAG_MASTER2 54
|
||||
|
||||
#define ASPEED_RESET_MAC4 53
|
||||
#define ASPEED_RESET_MAC3 52
|
||||
|
||||
#define ASPEED_RESET_I3C5 45
|
||||
#define ASPEED_RESET_I3C4 44
|
||||
#define ASPEED_RESET_I3C3 43
|
||||
#define ASPEED_RESET_I3C2 42
|
||||
#define ASPEED_RESET_I3C1 41
|
||||
#define ASPEED_RESET_I3C0 40
|
||||
#define ASPEED_RESET_I3C 39
|
||||
#define ASPEED_RESET_I3C_DMA 39
|
||||
|
||||
#define ASPEED_RESET_PWM 37
|
||||
#define ASPEED_RESET_PECI 36
|
||||
#define ASPEED_RESET_MII 35
|
||||
|
|
Loading…
Reference in New Issue