drm/amdgpu: add new write field for soc21
add new write field macro to handle soc21 registers with reg prefix Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Stanley.Yang <Stanley.Yang@amd.com> Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
fb1d683513
commit
ba9e7a4a31
|
@ -45,6 +45,14 @@
|
|||
~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field), \
|
||||
0, ip##_HWIP)
|
||||
|
||||
#define WREG32_FIELD15_PREREG(ip, idx, reg_name, field, val) \
|
||||
__WREG32_SOC15_RLC__(adev->reg_offset[ip##_HWIP][idx][reg##reg_name##_BASE_IDX] + reg##reg_name, \
|
||||
(__RREG32_SOC15_RLC__( \
|
||||
adev->reg_offset[ip##_HWIP][idx][reg##reg_name##_BASE_IDX] + reg##reg_name, \
|
||||
0, ip##_HWIP) & \
|
||||
~REG_FIELD_MASK(reg_name, field)) | (val) << REG_FIELD_SHIFT(reg_name, field), \
|
||||
0, ip##_HWIP)
|
||||
|
||||
#define RREG32_SOC15(ip, inst, reg) \
|
||||
__RREG32_SOC15_RLC__(adev->reg_offset[ip##_HWIP][inst][reg##_BASE_IDX] + reg, \
|
||||
0, ip##_HWIP)
|
||||
|
|
Loading…
Reference in New Issue