arm64: tegra: Default configuration updates for v4.8-rc1
Enable a bunch of configuration options to enable PMIC, regulators, DSI, HDMI, XUSB and the GPU on Jetson TX1 as well as a few new features that are now functional on the Google Pixel C. -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQIcBAABCAAGBQJXg7cpAAoJEN0jrNd/PrOhZxQP/ivrqi+21lLdzFzIyuVgtOOe i+5mVoqfrIx/QCXsRqzgRj4PiTttGaUJKPRLxp3z6bJLRnFRrcuCPF7hTN8Ln+nr XXMO2rAanvWJ00rYFmqTF/9j4zkHyfbpEjugSh7yO5nrT7QupYQe0RAE7C6d4tGa QyAr5FZChSPBYIKSKPZ9A+Fhn+cUCTJT0AJdcwcM4W42HR4cgaMniFniK3KJHqZp 3jw3PDgh5+hW7x2axOrhGxWi49lToUytsmCOYaW6x0OuKmiUfRLoBW5+LGhg/xVt ZZQTyFrIoCiNM1xqufMNwC9tOurtE7D7CHaSxWuTSOa0mljDPgsacRiz3HLpZqFd 3MRlT3vGeeG2XPBMxOdJYrpqn9RP59mex8rDNKOqDEBWHRPfJkCkfy9/uM1qYYl6 8aMehNITnvfqCr+Y7AQHp/Vz2PJRwo8vK0eksrL/K2j7hgFwYAyKDm3qmcwpLooQ 4rQEb0iH5IU4DCL56IqmI0yuHiF2EbxeNjbvywyUJZRPBCCzETCTD1VzaUUO3A2e 5daZIwGwvt5/ZEf+rv99JRa8FNzscpnsivLaiC9u6I3nGUb8J/oZDZmAeP0NDzG9 N6BftJpAuQ5CTLYKna4ADNjF+L2pk/vNWR5EW2aP13BFIiQ99iiJFhJcUbvelkVy ED4DXclrwVLP/QBYS9QJ =483Z -----END PGP SIGNATURE----- Merge tag 'tegra-for-4.8-arm64-defconfig' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into next/arm64 Merge "arm64: tegra: Default configuration updates for v4.8-rc1" from Thierry Reding: Enable a bunch of configuration options to enable PMIC, regulators, DSI, HDMI, XUSB and the GPU on Jetson TX1 as well as a few new features that are now functional on the Google Pixel C. * tag 'tegra-for-4.8-arm64-defconfig' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: arm64: Update default configuration
This commit is contained in:
commit
ba7f468279
|
@ -186,6 +186,7 @@ CONFIG_I2C_QUP=y
|
||||||
CONFIG_I2C_TEGRA=y
|
CONFIG_I2C_TEGRA=y
|
||||||
CONFIG_I2C_UNIPHIER_F=y
|
CONFIG_I2C_UNIPHIER_F=y
|
||||||
CONFIG_I2C_RCAR=y
|
CONFIG_I2C_RCAR=y
|
||||||
|
CONFIG_I2C_CROS_EC_TUNNEL=y
|
||||||
CONFIG_SPI=y
|
CONFIG_SPI=y
|
||||||
CONFIG_SPI_ORION=y
|
CONFIG_SPI_ORION=y
|
||||||
CONFIG_SPI_PL022=y
|
CONFIG_SPI_PL022=y
|
||||||
|
@ -194,6 +195,7 @@ CONFIG_SPI_SPIDEV=m
|
||||||
CONFIG_SPI_S3C64XX=y
|
CONFIG_SPI_S3C64XX=y
|
||||||
CONFIG_SPMI=y
|
CONFIG_SPMI=y
|
||||||
CONFIG_PINCTRL_SINGLE=y
|
CONFIG_PINCTRL_SINGLE=y
|
||||||
|
CONFIG_PINCTRL_MAX77620=y
|
||||||
CONFIG_PINCTRL_MSM8916=y
|
CONFIG_PINCTRL_MSM8916=y
|
||||||
CONFIG_PINCTRL_MSM8996=y
|
CONFIG_PINCTRL_MSM8996=y
|
||||||
CONFIG_PINCTRL_QCOM_SPMI_PMIC=y
|
CONFIG_PINCTRL_QCOM_SPMI_PMIC=y
|
||||||
|
@ -202,7 +204,11 @@ CONFIG_GPIO_DWAPB=y
|
||||||
CONFIG_GPIO_PL061=y
|
CONFIG_GPIO_PL061=y
|
||||||
CONFIG_GPIO_RCAR=y
|
CONFIG_GPIO_RCAR=y
|
||||||
CONFIG_GPIO_XGENE=y
|
CONFIG_GPIO_XGENE=y
|
||||||
|
CONFIG_GPIO_PCA953X=y
|
||||||
|
CONFIG_GPIO_PCA953X_IRQ=y
|
||||||
|
CONFIG_GPIO_MAX77620=y
|
||||||
CONFIG_POWER_RESET_MSM=y
|
CONFIG_POWER_RESET_MSM=y
|
||||||
|
CONFIG_BATTERY_BQ27XXX=y
|
||||||
CONFIG_POWER_RESET_XGENE=y
|
CONFIG_POWER_RESET_XGENE=y
|
||||||
CONFIG_POWER_RESET_SYSCON=y
|
CONFIG_POWER_RESET_SYSCON=y
|
||||||
CONFIG_SENSORS_LM90=m
|
CONFIG_SENSORS_LM90=m
|
||||||
|
@ -214,17 +220,28 @@ CONFIG_EXYNOS_THERMAL=y
|
||||||
CONFIG_WATCHDOG=y
|
CONFIG_WATCHDOG=y
|
||||||
CONFIG_RENESAS_WDT=y
|
CONFIG_RENESAS_WDT=y
|
||||||
CONFIG_S3C2410_WATCHDOG=y
|
CONFIG_S3C2410_WATCHDOG=y
|
||||||
|
CONFIG_MFD_MAX77620=y
|
||||||
CONFIG_MFD_SPMI_PMIC=y
|
CONFIG_MFD_SPMI_PMIC=y
|
||||||
CONFIG_MFD_SEC_CORE=y
|
CONFIG_MFD_SEC_CORE=y
|
||||||
CONFIG_MFD_HI655X_PMIC=y
|
CONFIG_MFD_HI655X_PMIC=y
|
||||||
CONFIG_REGULATOR=y
|
CONFIG_REGULATOR=y
|
||||||
|
CONFIG_MFD_CROS_EC=y
|
||||||
|
CONFIG_MFD_CROS_EC_I2C=y
|
||||||
CONFIG_REGULATOR_FIXED_VOLTAGE=y
|
CONFIG_REGULATOR_FIXED_VOLTAGE=y
|
||||||
CONFIG_REGULATOR_HI655X=y
|
CONFIG_REGULATOR_HI655X=y
|
||||||
|
CONFIG_REGULATOR_MAX77620=y
|
||||||
|
CONFIG_REGULATOR_PWM=y
|
||||||
CONFIG_REGULATOR_QCOM_SMD_RPM=y
|
CONFIG_REGULATOR_QCOM_SMD_RPM=y
|
||||||
CONFIG_REGULATOR_QCOM_SPMI=y
|
CONFIG_REGULATOR_QCOM_SPMI=y
|
||||||
CONFIG_REGULATOR_S2MPS11=y
|
CONFIG_REGULATOR_S2MPS11=y
|
||||||
|
CONFIG_DRM=m
|
||||||
|
CONFIG_DRM_NOUVEAU=m
|
||||||
|
CONFIG_DRM_TEGRA=m
|
||||||
|
CONFIG_DRM_PANEL_SIMPLE=m
|
||||||
CONFIG_FB=y
|
CONFIG_FB=y
|
||||||
CONFIG_FB_ARMCLCD=y
|
CONFIG_FB_ARMCLCD=y
|
||||||
|
CONFIG_BACKLIGHT_GENERIC=m
|
||||||
|
CONFIG_BACKLIGHT_LP855X=m
|
||||||
CONFIG_FRAMEBUFFER_CONSOLE=y
|
CONFIG_FRAMEBUFFER_CONSOLE=y
|
||||||
CONFIG_LOGO=y
|
CONFIG_LOGO=y
|
||||||
# CONFIG_LOGO_LINUX_MONO is not set
|
# CONFIG_LOGO_LINUX_MONO is not set
|
||||||
|
@ -240,6 +257,7 @@ CONFIG_USB_OTG=y
|
||||||
CONFIG_USB_XHCI_HCD=y
|
CONFIG_USB_XHCI_HCD=y
|
||||||
CONFIG_USB_XHCI_RCAR=y
|
CONFIG_USB_XHCI_RCAR=y
|
||||||
CONFIG_USB_EHCI_EXYNOS=y
|
CONFIG_USB_EHCI_EXYNOS=y
|
||||||
|
CONFIG_USB_XHCI_TEGRA=y
|
||||||
CONFIG_USB_EHCI_HCD=y
|
CONFIG_USB_EHCI_HCD=y
|
||||||
CONFIG_USB_EHCI_MSM=y
|
CONFIG_USB_EHCI_MSM=y
|
||||||
CONFIG_USB_EHCI_HCD_PLATFORM=y
|
CONFIG_USB_EHCI_HCD_PLATFORM=y
|
||||||
|
@ -278,11 +296,13 @@ CONFIG_LEDS_TRIGGERS=y
|
||||||
CONFIG_LEDS_TRIGGER_HEARTBEAT=y
|
CONFIG_LEDS_TRIGGER_HEARTBEAT=y
|
||||||
CONFIG_LEDS_TRIGGER_CPU=y
|
CONFIG_LEDS_TRIGGER_CPU=y
|
||||||
CONFIG_RTC_CLASS=y
|
CONFIG_RTC_CLASS=y
|
||||||
|
CONFIG_RTC_DRV_MAX77686=y
|
||||||
CONFIG_RTC_DRV_S5M=y
|
CONFIG_RTC_DRV_S5M=y
|
||||||
CONFIG_RTC_DRV_DS3232=y
|
CONFIG_RTC_DRV_DS3232=y
|
||||||
CONFIG_RTC_DRV_EFI=y
|
CONFIG_RTC_DRV_EFI=y
|
||||||
CONFIG_RTC_DRV_PL031=y
|
CONFIG_RTC_DRV_PL031=y
|
||||||
CONFIG_RTC_DRV_SUN6I=y
|
CONFIG_RTC_DRV_SUN6I=y
|
||||||
|
CONFIG_RTC_DRV_TEGRA=y
|
||||||
CONFIG_RTC_DRV_XGENE=y
|
CONFIG_RTC_DRV_XGENE=y
|
||||||
CONFIG_RTC_DRV_S3C=y
|
CONFIG_RTC_DRV_S3C=y
|
||||||
CONFIG_DMADEVICES=y
|
CONFIG_DMADEVICES=y
|
||||||
|
@ -315,10 +335,13 @@ CONFIG_QCOM_SMD_RPM=y
|
||||||
CONFIG_ARCH_TEGRA_132_SOC=y
|
CONFIG_ARCH_TEGRA_132_SOC=y
|
||||||
CONFIG_ARCH_TEGRA_210_SOC=y
|
CONFIG_ARCH_TEGRA_210_SOC=y
|
||||||
CONFIG_EXTCON_USB_GPIO=y
|
CONFIG_EXTCON_USB_GPIO=y
|
||||||
|
CONFIG_PWM=y
|
||||||
|
CONFIG_PWM_TEGRA=m
|
||||||
CONFIG_COMMON_RESET_HI6220=y
|
CONFIG_COMMON_RESET_HI6220=y
|
||||||
CONFIG_PHY_RCAR_GEN3_USB2=y
|
CONFIG_PHY_RCAR_GEN3_USB2=y
|
||||||
CONFIG_PHY_HI6220_USB=y
|
CONFIG_PHY_HI6220_USB=y
|
||||||
CONFIG_PHY_XGENE=y
|
CONFIG_PHY_XGENE=y
|
||||||
|
CONFIG_PHY_TEGRA_XUSB=y
|
||||||
CONFIG_ARM_SCPI_PROTOCOL=y
|
CONFIG_ARM_SCPI_PROTOCOL=y
|
||||||
CONFIG_ACPI=y
|
CONFIG_ACPI=y
|
||||||
CONFIG_IIO=y
|
CONFIG_IIO=y
|
||||||
|
@ -341,6 +364,8 @@ CONFIG_EFIVAR_FS=y
|
||||||
CONFIG_SQUASHFS=y
|
CONFIG_SQUASHFS=y
|
||||||
CONFIG_NFS_FS=y
|
CONFIG_NFS_FS=y
|
||||||
CONFIG_NFS_V4=y
|
CONFIG_NFS_V4=y
|
||||||
|
CONFIG_NFS_V4_1=y
|
||||||
|
CONFIG_NFS_V4_2=y
|
||||||
CONFIG_ROOT_NFS=y
|
CONFIG_ROOT_NFS=y
|
||||||
CONFIG_9P_FS=y
|
CONFIG_9P_FS=y
|
||||||
CONFIG_NLS_CODEPAGE_437=y
|
CONFIG_NLS_CODEPAGE_437=y
|
||||||
|
|
Loading…
Reference in New Issue