mlxsw: reg: Add QoS ETS Element Configuration register
We are going to introduce support for DCB, so we need to be able to configure the traffic selection algorithm (TSA) used by each traffic class (TC), as well as the bandwidth percentage allocated to each TC in case of ETS. Add the QoS ETS Element Configuration register, which controls the above parameters. Signed-off-by: Ido Schimmel <idosch@mellanox.com> Signed-off-by: Jiri Pirko <jiri@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Ido Schimmel
David S. Miller
parent
d6b7c13b01
commit
b9b7cee405
|
|
@ -1805,6 +1805,131 @@ static inline void mlxsw_reg_spvmlr_pack(char *payload, u8 local_port,
|
|||
}
|
||||
}
|
||||
|
||||
/* QEEC - QoS ETS Element Configuration Register
|
||||
* ---------------------------------------------
|
||||
* Configures the ETS elements.
|
||||
*/
|
||||
#define MLXSW_REG_QEEC_ID 0x400D
|
||||
#define MLXSW_REG_QEEC_LEN 0x1C
|
||||
|
||||
static const struct mlxsw_reg_info mlxsw_reg_qeec = {
|
||||
.id = MLXSW_REG_QEEC_ID,
|
||||
.len = MLXSW_REG_QEEC_LEN,
|
||||
};
|
||||
|
||||
/* reg_qeec_local_port
|
||||
* Local port number.
|
||||
* Access: Index
|
||||
*
|
||||
* Note: CPU port is supported.
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, local_port, 0x00, 16, 8);
|
||||
|
||||
enum mlxsw_reg_qeec_hr {
|
||||
MLXSW_REG_QEEC_HIERARCY_PORT,
|
||||
MLXSW_REG_QEEC_HIERARCY_GROUP,
|
||||
MLXSW_REG_QEEC_HIERARCY_SUBGROUP,
|
||||
MLXSW_REG_QEEC_HIERARCY_TC,
|
||||
};
|
||||
|
||||
/* reg_qeec_element_hierarchy
|
||||
* 0 - Port
|
||||
* 1 - Group
|
||||
* 2 - Subgroup
|
||||
* 3 - Traffic Class
|
||||
* Access: Index
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, element_hierarchy, 0x04, 16, 4);
|
||||
|
||||
/* reg_qeec_element_index
|
||||
* The index of the element in the hierarchy.
|
||||
* Access: Index
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, element_index, 0x04, 0, 8);
|
||||
|
||||
/* reg_qeec_next_element_index
|
||||
* The index of the next (lower) element in the hierarchy.
|
||||
* Access: RW
|
||||
*
|
||||
* Note: Reserved for element_hierarchy 0.
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, next_element_index, 0x08, 0, 8);
|
||||
|
||||
enum {
|
||||
MLXSW_REG_QEEC_BYTES_MODE,
|
||||
MLXSW_REG_QEEC_PACKETS_MODE,
|
||||
};
|
||||
|
||||
/* reg_qeec_pb
|
||||
* Packets or bytes mode.
|
||||
* 0 - Bytes mode
|
||||
* 1 - Packets mode
|
||||
* Access: RW
|
||||
*
|
||||
* Note: Used for max shaper configuration. For Spectrum, packets mode
|
||||
* is supported only for traffic classes of CPU port.
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, pb, 0x0C, 28, 1);
|
||||
|
||||
/* reg_qeec_mase
|
||||
* Max shaper configuration enable. Enables configuration of the max
|
||||
* shaper on this ETS element.
|
||||
* 0 - Disable
|
||||
* 1 - Enable
|
||||
* Access: RW
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, mase, 0x10, 31, 1);
|
||||
|
||||
/* A large max rate will disable the max shaper. */
|
||||
#define MLXSW_REG_QEEC_MAS_DIS 200000000 /* Kbps */
|
||||
|
||||
/* reg_qeec_max_shaper_rate
|
||||
* Max shaper information rate.
|
||||
* For CPU port, can only be configured for port hierarchy.
|
||||
* When in bytes mode, value is specified in units of 1000bps.
|
||||
* Access: RW
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, max_shaper_rate, 0x10, 0, 28);
|
||||
|
||||
/* reg_qeec_de
|
||||
* DWRR configuration enable. Enables configuration of the dwrr and
|
||||
* dwrr_weight.
|
||||
* 0 - Disable
|
||||
* 1 - Enable
|
||||
* Access: RW
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, de, 0x18, 31, 1);
|
||||
|
||||
/* reg_qeec_dwrr
|
||||
* Transmission selection algorithm to use on the link going down from
|
||||
* the ETS element.
|
||||
* 0 - Strict priority
|
||||
* 1 - DWRR
|
||||
* Access: RW
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, dwrr, 0x18, 15, 1);
|
||||
|
||||
/* reg_qeec_dwrr_weight
|
||||
* DWRR weight on the link going down from the ETS element. The
|
||||
* percentage of bandwidth guaranteed to an ETS element within
|
||||
* its hierarchy. The sum of all weights across all ETS elements
|
||||
* within one hierarchy should be equal to 100. Reserved when
|
||||
* transmission selection algorithm is strict priority.
|
||||
* Access: RW
|
||||
*/
|
||||
MLXSW_ITEM32(reg, qeec, dwrr_weight, 0x18, 0, 8);
|
||||
|
||||
static inline void mlxsw_reg_qeec_pack(char *payload, u8 local_port,
|
||||
enum mlxsw_reg_qeec_hr hr, u8 index,
|
||||
u8 next_index)
|
||||
{
|
||||
MLXSW_REG_ZERO(qeec, payload);
|
||||
mlxsw_reg_qeec_local_port_set(payload, local_port);
|
||||
mlxsw_reg_qeec_element_hierarchy_set(payload, hr);
|
||||
mlxsw_reg_qeec_element_index_set(payload, index);
|
||||
mlxsw_reg_qeec_next_element_index_set(payload, next_index);
|
||||
}
|
||||
|
||||
/* PMLP - Ports Module to Local Port Register
|
||||
* ------------------------------------------
|
||||
* Configures the assignment of modules to local ports.
|
||||
|
|
@ -3366,6 +3491,8 @@ static inline const char *mlxsw_reg_id_str(u16 reg_id)
|
|||
return "SFMR";
|
||||
case MLXSW_REG_SPVMLR_ID:
|
||||
return "SPVMLR";
|
||||
case MLXSW_REG_QEEC_ID:
|
||||
return "QEEC";
|
||||
case MLXSW_REG_PMLP_ID:
|
||||
return "PMLP";
|
||||
case MLXSW_REG_PMTU_ID:
|
||||
|
|
|
|||
Loading…
Reference in New Issue