drm/amd/display: Populate DP2.0 output type for DML pipe
[Why] DCN3.2 DML logic uses a new output type for DP2.0, which will enable validation to pass for higher BW timings that require DP2.0 link rates. [How] Populate the DML pipe with DP2.0 output type if the signal type of the pipe_ctx is 128b/132b. Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com> Acked-by: Jasdeep Dhillon <jasdeep.dhillon@amd.com> Signed-off-by: George Shen <george.shen@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
964d641632
commit
b7ada7ee61
|
@ -1296,6 +1296,8 @@ int dcn20_populate_dml_pipes_from_context(
|
|||
case SIGNAL_TYPE_DISPLAY_PORT_MST:
|
||||
case SIGNAL_TYPE_DISPLAY_PORT:
|
||||
pipes[pipe_cnt].dout.output_type = dm_dp;
|
||||
if (is_dp_128b_132b_signal(&res_ctx->pipe_ctx[i]))
|
||||
pipes[pipe_cnt].dout.output_type = dm_dp2p0;
|
||||
break;
|
||||
case SIGNAL_TYPE_EDP:
|
||||
pipes[pipe_cnt].dout.output_type = dm_edp;
|
||||
|
|
Loading…
Reference in New Issue