drm/i915/dg2: Introduce Wa_18019271663
Wa_18019271663 applies to all DG2 steppings and skus.
Bspec: 66622
Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com>
Reviewed-by: Gustavo Sousa <gustavo.sousa@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20221123183648.407058-2-matthew.s.atwood@intel.com
(cherry picked from commit 900a80c583
)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
parent
ce38cb84c3
commit
afdecb2327
|
@ -429,9 +429,10 @@
|
|||
#define RC_OP_FLUSH_ENABLE (1 << 0)
|
||||
#define HIZ_RAW_STALL_OPT_DISABLE (1 << 2)
|
||||
#define CACHE_MODE_1 _MMIO(0x7004) /* IVB+ */
|
||||
#define PIXEL_SUBSPAN_COLLECT_OPT_DISABLE (1 << 6)
|
||||
#define GEN8_4x4_STC_OPTIMIZATION_DISABLE (1 << 6)
|
||||
#define GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE (1 << 1)
|
||||
#define MSAA_OPTIMIZATION_REDUC_DISABLE REG_BIT(11)
|
||||
#define PIXEL_SUBSPAN_COLLECT_OPT_DISABLE REG_BIT(6)
|
||||
#define GEN8_4x4_STC_OPTIMIZATION_DISABLE REG_BIT(6)
|
||||
#define GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE REG_BIT(1)
|
||||
|
||||
#define GEN7_GT_MODE _MMIO(0x7008)
|
||||
#define GEN9_IZ_HASHING_MASK(slice) (0x3 << ((slice) * 2))
|
||||
|
|
|
@ -781,6 +781,9 @@ static void dg2_ctx_workarounds_init(struct intel_engine_cs *engine,
|
|||
|
||||
/* Wa_15010599737:dg2 */
|
||||
wa_mcr_masked_en(wal, CHICKEN_RASTER_1, DIS_SF_ROUND_NEAREST_EVEN);
|
||||
|
||||
/* Wa_18019271663:dg2 */
|
||||
wa_masked_en(wal, CACHE_MODE_1, MSAA_OPTIMIZATION_REDUC_DISABLE);
|
||||
}
|
||||
|
||||
static void fakewa_disable_nestedbb_mode(struct intel_engine_cs *engine,
|
||||
|
|
Loading…
Reference in New Issue