iio: gyro: adis16080: Fix alignment for DMA safety
____cacheline_aligned is an insufficient guarantee for non-coherent DMA
on platforms with 128 byte cachelines above L1. Switch to the updated
IIO_DMA_MINALIGN definition.
Fixes tag is inaccurate but unlikely anyone will backport this
beyond that point so I haven't chased the history futher than 2013.
Fixes: 3c80372dae
("staging:iio:adis16080: be16 cleanups")
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Acked-by: Nuno Sá <nuno.sa@analog.com>
Link: https://lore.kernel.org/r/20220508175712.647246-73-jic23@kernel.org
This commit is contained in:
parent
9a5b11884c
commit
ae6eeb5349
|
@ -45,7 +45,7 @@ struct adis16080_state {
|
|||
const struct adis16080_chip_info *info;
|
||||
struct mutex lock;
|
||||
|
||||
__be16 buf ____cacheline_aligned;
|
||||
__be16 buf __aligned(IIO_DMA_MINALIGN);
|
||||
};
|
||||
|
||||
static int adis16080_read_sample(struct iio_dev *indio_dev,
|
||||
|
|
Loading…
Reference in New Issue