wil6210: RX high threshold interrupt configuration
Rx high threshold interrupt is reported by the hardware in case when number of not utilized by the HW descriptors in the Rx ring becomes low. Introduce module parameter for RX high threshold. Signed-off-by: Vladimir Kondratiev <qca_vkondrat@qca.qualcomm.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
This commit is contained in:
parent
78366f69be
commit
ab95462825
|
@ -61,6 +61,13 @@ module_param(rx_max_burst_duration, uint, S_IRUGO);
|
||||||
MODULE_PARM_DESC(rx_max_burst_duration,
|
MODULE_PARM_DESC(rx_max_burst_duration,
|
||||||
" Interrupt moderation RX max burst duration, usecs.");
|
" Interrupt moderation RX max burst duration, usecs.");
|
||||||
|
|
||||||
|
/* if not set via modparam, will be set to default value of 1/8 of
|
||||||
|
* rx ring size during init flow
|
||||||
|
*/
|
||||||
|
unsigned short rx_ring_overflow_thrsh = WIL6210_RX_HIGH_TRSH_INIT;
|
||||||
|
module_param(rx_ring_overflow_thrsh, ushort, S_IRUGO);
|
||||||
|
MODULE_PARM_DESC(rx_ring_overflow_thrsh,
|
||||||
|
" RX ring overflow threshold in descriptors.");
|
||||||
|
|
||||||
/* We allow allocation of more than 1 page buffers to support large packets.
|
/* We allow allocation of more than 1 page buffers to support large packets.
|
||||||
* It is suboptimal behavior performance wise in case MTU above page size.
|
* It is suboptimal behavior performance wise in case MTU above page size.
|
||||||
|
@ -456,6 +463,8 @@ int wil_priv_init(struct wil6210_priv *wil)
|
||||||
wil->tx_max_burst_duration = tx_max_burst_duration;
|
wil->tx_max_burst_duration = tx_max_burst_duration;
|
||||||
wil->rx_max_burst_duration = rx_max_burst_duration;
|
wil->rx_max_burst_duration = rx_max_burst_duration;
|
||||||
|
|
||||||
|
if (rx_ring_overflow_thrsh == WIL6210_RX_HIGH_TRSH_INIT)
|
||||||
|
rx_ring_overflow_thrsh = WIL6210_RX_HIGH_TRSH_DEFAULT;
|
||||||
return 0;
|
return 0;
|
||||||
|
|
||||||
out_wmi_wq:
|
out_wmi_wq:
|
||||||
|
|
|
@ -25,6 +25,7 @@
|
||||||
|
|
||||||
extern bool no_fw_recovery;
|
extern bool no_fw_recovery;
|
||||||
extern unsigned int mtu_max;
|
extern unsigned int mtu_max;
|
||||||
|
extern unsigned short rx_ring_overflow_thrsh;
|
||||||
extern int agg_wsize;
|
extern int agg_wsize;
|
||||||
|
|
||||||
#define WIL_NAME "wil6210"
|
#define WIL_NAME "wil6210"
|
||||||
|
@ -83,7 +84,9 @@ static inline u32 wil_mtu2macbuf(u32 mtu)
|
||||||
#define WIL6210_FW_RECOVERY_RETRIES (5) /* try to recover this many times */
|
#define WIL6210_FW_RECOVERY_RETRIES (5) /* try to recover this many times */
|
||||||
#define WIL6210_FW_RECOVERY_TO msecs_to_jiffies(5000)
|
#define WIL6210_FW_RECOVERY_TO msecs_to_jiffies(5000)
|
||||||
#define WIL6210_SCAN_TO msecs_to_jiffies(10000)
|
#define WIL6210_SCAN_TO msecs_to_jiffies(10000)
|
||||||
|
#define WIL6210_RX_HIGH_TRSH_INIT (0)
|
||||||
|
#define WIL6210_RX_HIGH_TRSH_DEFAULT \
|
||||||
|
(1 << (WIL_RX_RING_SIZE_ORDER_DEFAULT - 3))
|
||||||
/* Hardware definitions begin */
|
/* Hardware definitions begin */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
|
|
@ -1090,6 +1090,7 @@ int wmi_rx_chain_add(struct wil6210_priv *wil, struct vring *vring)
|
||||||
.mid = 0, /* TODO - what is it? */
|
.mid = 0, /* TODO - what is it? */
|
||||||
.decap_trans_type = WMI_DECAP_TYPE_802_3,
|
.decap_trans_type = WMI_DECAP_TYPE_802_3,
|
||||||
.reorder_type = WMI_RX_SW_REORDER,
|
.reorder_type = WMI_RX_SW_REORDER,
|
||||||
|
.host_thrsh = cpu_to_le16(rx_ring_overflow_thrsh),
|
||||||
};
|
};
|
||||||
struct {
|
struct {
|
||||||
struct wil6210_mbox_hdr_wmi wmi;
|
struct wil6210_mbox_hdr_wmi wmi;
|
||||||
|
|
Loading…
Reference in New Issue