drm/i915: Assume 400MHz cdclk for the rest of gen4-7
We don't currently have cdclk extraction code for 965g,snb,ivb. Let's assume 400 MHz until we know better. That seems to match hints in various vague documents. Whether that's good enough is not entirely clear. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Signed-off-by: Mika Kahola <mika.kahola@intel.com> Acked-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
b37a6434cf
commit
a7c66cd86a
|
@ -13506,7 +13506,8 @@ static void intel_init_display(struct drm_device *dev)
|
|||
else if (IS_GEN5(dev))
|
||||
dev_priv->display.get_display_clock_speed =
|
||||
ilk_get_display_clock_speed;
|
||||
else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
|
||||
else if (IS_I945G(dev) || IS_BROADWATER(dev) ||
|
||||
IS_GEN6(dev) || IS_IVYBRIDGE(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
|
||||
dev_priv->display.get_display_clock_speed =
|
||||
i945_get_display_clock_speed;
|
||||
else if (IS_I915G(dev))
|
||||
|
|
Loading…
Reference in New Issue