UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: dts: meson: add the SAR ADC 

This adds the SAR ADC to meson.dtsi and configures the clocks on Meson8
and Meson8b to allow boards to use it. Some boards use it to connect a
button to it.

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
This commit is contained in:
Martin Blumenstingl 2017-06-15 23:33:47 +02:00 committed by Kevin Hilman
parent d42ce5a98d
commit a39a3b9f4f
3 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/meson.dtsi
View File

@ -103,6 +103,14 @@
status = "disabled"; status = "disabled";
}; };
saradc: adc@8680 {
compatible = "amlogic,meson-saradc";
reg = <0x8680 0x34>;
#io-channel-cells = <1>;
interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;
status = "disabled";
};
uart_C: serial@8700 { uart_C: serial@8700 {
compatible = "amlogic,meson-uart"; compatible = "amlogic,meson-uart";
reg = <0x8700 0x18>; reg = <0x8700 0x18>;

8
arch/arm/boot/dts/meson8.dtsi
View File

@ -232,6 +232,14 @@
arm,filter-ranges = <0x100000 0xc0000000>; arm,filter-ranges = <0x100000 0xc0000000>;
}; };
&saradc {
compatible = "amlogic,meson8-saradc", "amlogic,meson-saradc";
clocks = <&clkc CLKID_XTAL>,
<&clkc CLKID_SAR_ADC>,
<&clkc CLKID_SANA>;
clock-names = "clkin", "core", "sana";
};
&spifc { &spifc {
clocks = <&clkc CLKID_CLK81>; clocks = <&clkc CLKID_CLK81>;
}; };

8
arch/arm/boot/dts/meson8b.dtsi
View File

@ -177,6 +177,14 @@
arm,filter-ranges = <0x100000 0xc0000000>; arm,filter-ranges = <0x100000 0xc0000000>;
}; };
&saradc {
compatible = "amlogic,meson8b-saradc", "amlogic,meson-saradc";
clocks = <&clkc CLKID_XTAL>,
<&clkc CLKID_SAR_ADC>,
<&clkc CLKID_SANA>;
clock-names = "clkin", "core", "sana";
};
&uart_AO { &uart_AO {
clocks = <&clkc CLKID_CLK81>; clocks = <&clkc CLKID_CLK81>;
}; };