Second Round of Renesas ARM Based SoC DT Updates for v4.7

* Don't disable referenced optional clocks in DT of R-Car Gen 1 & 2 SoCs
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJXIUXLAAoJENfPZGlqN0++QkgQAIYtcfw4bSEIWDYFGjvZK6FH
 S/Vv+xY8h4wUpgq5+mP/LXft5Mk1YawP7oZ4n76X1QqDzb5D+9AwNIy55aTMVIpW
 okb2x7O/WtZv35lo3M9K6kHuopIBiuNHnm5w8e3AO/x4rWGgxGNB8ECOeuPW7nuz
 cxzLESRuGv8x7Zr2jYVS+eOWQ/T00GVFh6rggxqso5JPYXn3R5QB3iQgDQJYmAMM
 whab38vk9KTYMCeF7G5+Q3Xm9YUgc/DHbwxdE9VkW/MWPPxr3/l/pNIjPAwY6oH1
 w3bcTkiXZFhtbTPcZpyex9zAKutUIlIvd6bFcU5tHmRSM8RNY2YShoom6HLzIzYE
 C+8RZEa8hIGWqEFecYcURoj/+Sfz/RaqXXAvFDaE0gq42IsxRd4L1A26OZYfpeDP
 HocWiMqi4Xy2YUk9LbE0XPvThn1dLoHQBbtAYITOaU5voM3PMjiC3Dnn14kC3IsC
 IaoOSmKu/Tn40VFP3jOuPY5iYhIzGMIelJm2hGCx62ad+vJ/Htzw2aHOgI8CVrxt
 UveSHZGncpIgk/0/bwFUSLsa/oVFX+3Z4RL6hPc1rLLZbqC7tLl05Y3GyEMqPnIx
 sxqcq5Fyu95x30FzhEncMGFBH9habCvPXI6f8Cw30mLxpPnVaGY1Ncfl9klYBXM2
 Dxvyvb/0dLgC2bwVLY2O
 =drof
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt2-for-v4.7' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt

Merge "Second Round of Renesas ARM Based SoC DT Updates for v4.7" from Simon Horman

* Don't disable referenced optional clocks in DT of R-Car Gen 1 & 2 SoCs

* tag 'renesas-dt2-for-v4.7' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas:
  ARM: dts: r8a7794: Don't disable referenced optional clocks
  ARM: dts: r8a7793: Don't disable referenced optional clocks
  ARM: dts: r8a7790: Don't disable referenced optional clocks
  ARM: dts: r8a7779: Don't disable referenced optional clocks
  ARM: dts: r8a7778: Don't disable referenced optional clocks
This commit is contained in:
Arnd Bergmann 2016-04-28 15:50:31 +02:00
commit a050ebb014
5 changed files with 1 additions and 10 deletions

View File

@ -455,7 +455,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* Special CPG clocks */

View File

@ -458,7 +458,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* Special CPG clocks */

View File

@ -1032,8 +1032,7 @@
pcie_bus_clk: pcie_bus {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <100000000>;
status = "disabled";
clock-frequency = <0>;
};
/*
@ -1062,7 +1061,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* External USB clock - can be overridden by the board */
@ -1078,7 +1076,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* Special CPG clocks */

View File

@ -907,7 +907,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* External SCIF clock */
@ -916,7 +915,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* Special CPG clocks */

View File

@ -906,7 +906,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* External SCIF clock */
@ -915,7 +914,6 @@
#clock-cells = <0>;
/* This value must be overridden by the board. */
clock-frequency = <0>;
status = "disabled";
};
/* Special CPG clocks */