Documentation: ARM: EXYNOS: Extend boot loader interface documentation
Extend the kernel-bootloader interface documentation with usage of register INFORM1 (0x0804) and different CPU resume address on Exynos542x family (with Multi-Cluster Power Management enabled). Additionally add glossary and reformat section titles. Signed-off-by: Krzysztof Kozlowski <k.kozlowski.k@gmail.com> Signed-off-by: Jonathan Corbet <corbet@lwn.net>
This commit is contained in:
parent
60498bb58e
commit
9ba6e988c7
|
@ -15,6 +15,7 @@ executing kernel.
|
||||||
|
|
||||||
|
|
||||||
1. Non-Secure mode
|
1. Non-Secure mode
|
||||||
|
|
||||||
Address: sysram_ns_base_addr
|
Address: sysram_ns_base_addr
|
||||||
Offset Value Purpose
|
Offset Value Purpose
|
||||||
=============================================================================
|
=============================================================================
|
||||||
|
@ -28,6 +29,7 @@ Offset Value Purpose
|
||||||
|
|
||||||
|
|
||||||
2. Secure mode
|
2. Secure mode
|
||||||
|
|
||||||
Address: sysram_base_addr
|
Address: sysram_base_addr
|
||||||
Offset Value Purpose
|
Offset Value Purpose
|
||||||
=============================================================================
|
=============================================================================
|
||||||
|
@ -40,14 +42,25 @@ Offset Value Purpose
|
||||||
Address: pmu_base_addr
|
Address: pmu_base_addr
|
||||||
Offset Value Purpose
|
Offset Value Purpose
|
||||||
=============================================================================
|
=============================================================================
|
||||||
0x0800 exynos_cpu_resume AFTR
|
0x0800 exynos_cpu_resume AFTR, suspend
|
||||||
|
0x0800 mcpm_entry_point (Exynos542x with MCPM) AFTR, suspend
|
||||||
|
0x0804 0xfcba0d10 (Magic cookie) AFTR
|
||||||
|
0x0804 0x00000bad (Magic cookie) System suspend
|
||||||
0x0814 exynos4_secondary_startup (Exynos4210 r1.1) Secondary CPU boot
|
0x0814 exynos4_secondary_startup (Exynos4210 r1.1) Secondary CPU boot
|
||||||
0x0818 0xfcba0d10 (Magic cookie, Exynos4210 r1.1) AFTR
|
0x0818 0xfcba0d10 (Magic cookie, Exynos4210 r1.1) AFTR
|
||||||
0x081C exynos_cpu_resume (Exynos4210 r1.1) AFTR
|
0x081C exynos_cpu_resume (Exynos4210 r1.1) AFTR
|
||||||
|
|
||||||
|
|
||||||
3. Other (regardless of secure/non-secure mode)
|
3. Other (regardless of secure/non-secure mode)
|
||||||
|
|
||||||
Address: pmu_base_addr
|
Address: pmu_base_addr
|
||||||
Offset Value Purpose
|
Offset Value Purpose
|
||||||
=============================================================================
|
=============================================================================
|
||||||
0x0908 Non-zero (only Exynos3250) Secondary CPU boot up indicator
|
0x0908 Non-zero (only Exynos3250) Secondary CPU boot up indicator
|
||||||
|
|
||||||
|
|
||||||
|
4. Glossary
|
||||||
|
|
||||||
|
AFTR - ARM Off Top Running, a low power mode, Cortex cores and many other
|
||||||
|
modules are power gated, except the TOP modules
|
||||||
|
MCPM - Multi-Cluster Power Management
|
||||||
|
|
Loading…
Reference in New Issue