ARM: dts: stm32: reorder stm32h743 nodes
Reorder nodes to keep coherency with others platforms (stm32f4/stm32f7). Nodes are ordered following base address. Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
This commit is contained in:
parent
411afd34f3
commit
978edf1525
|
@ -59,13 +59,11 @@
|
|||
};
|
||||
|
||||
soc {
|
||||
usart1: serial@40011000 {
|
||||
compatible = "st,stm32f7-usart", "st,stm32f7-uart";
|
||||
reg = <0x40011000 0x400>;
|
||||
interrupts = <37>;
|
||||
status = "disabled";
|
||||
timer5: timer@40000c00 {
|
||||
compatible = "st,stm32-timer";
|
||||
reg = <0x40000c00 0x400>;
|
||||
interrupts = <50>;
|
||||
clocks = <&timer_clk>;
|
||||
|
||||
};
|
||||
|
||||
usart2: serial@40004400 {
|
||||
|
@ -76,11 +74,13 @@
|
|||
clocks = <&timer_clk>;
|
||||
};
|
||||
|
||||
timer5: timer@40000c00 {
|
||||
compatible = "st,stm32-timer";
|
||||
reg = <0x40000c00 0x400>;
|
||||
interrupts = <50>;
|
||||
usart1: serial@40011000 {
|
||||
compatible = "st,stm32f7-usart", "st,stm32f7-uart";
|
||||
reg = <0x40011000 0x400>;
|
||||
interrupts = <37>;
|
||||
status = "disabled";
|
||||
clocks = <&timer_clk>;
|
||||
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Reference in New Issue