hwmon: (f75375s) Shift control mode to the correct bit position
The spec notes that fan0 and fan1 control mode bits are located in bits 7-6 and 5-4 respectively, but the FAN_CTRL_MODE macro was making the bits shift by 5 instead of by 4. Signed-off-by: Guillem Jover <guillem@hadrons.org> Cc: Riku Voipio <riku.voipio@iki.fi> Cc: stable@kernel.org Signed-off-by: Jean Delvare <khali@linux-fr.org>
This commit is contained in:
parent
9e012c1acc
commit
96f3640894
|
@ -79,7 +79,7 @@ enum chips { f75373, f75375 };
|
|||
#define F75375_REG_PWM2_DROP_DUTY 0x6C
|
||||
|
||||
#define FAN_CTRL_LINEAR(nr) (4 + nr)
|
||||
#define FAN_CTRL_MODE(nr) (5 + ((nr) * 2))
|
||||
#define FAN_CTRL_MODE(nr) (4 + ((nr) * 2))
|
||||
|
||||
/*
|
||||
* Data structures and manipulation thereof
|
||||
|
|
Loading…
Reference in New Issue