drm/i915/skl: Implement WaDisablePartialResolveInVc
Signed-off-by: Damien Lespiau <damien.lespiau@intel.com> Reviewed-by: Nick Hoath <nicholas.hoath@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
8d20549410
commit
9370cd987e
|
@ -1483,6 +1483,7 @@ enum skl_disp_power_wells {
|
||||||
#define CACHE_MODE_1 0x7004 /* IVB+ */
|
#define CACHE_MODE_1 0x7004 /* IVB+ */
|
||||||
#define PIXEL_SUBSPAN_COLLECT_OPT_DISABLE (1<<6)
|
#define PIXEL_SUBSPAN_COLLECT_OPT_DISABLE (1<<6)
|
||||||
#define GEN8_4x4_STC_OPTIMIZATION_DISABLE (1<<6)
|
#define GEN8_4x4_STC_OPTIMIZATION_DISABLE (1<<6)
|
||||||
|
#define GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE (1<<1)
|
||||||
|
|
||||||
#define GEN6_BLITTER_ECOSKPD 0x221d0
|
#define GEN6_BLITTER_ECOSKPD 0x221d0
|
||||||
#define GEN6_BLITTER_LOCK_SHIFT 16
|
#define GEN6_BLITTER_LOCK_SHIFT 16
|
||||||
|
|
|
@ -981,6 +981,9 @@ static int gen9_init_workarounds(struct intel_engine_cs *ring)
|
||||||
/* Wa4x4STCOptimizationDisable:skl */
|
/* Wa4x4STCOptimizationDisable:skl */
|
||||||
WA_SET_BIT_MASKED(CACHE_MODE_1, GEN8_4x4_STC_OPTIMIZATION_DISABLE);
|
WA_SET_BIT_MASKED(CACHE_MODE_1, GEN8_4x4_STC_OPTIMIZATION_DISABLE);
|
||||||
|
|
||||||
|
/* WaDisablePartialResolveInVc:skl */
|
||||||
|
WA_SET_BIT_MASKED(CACHE_MODE_1, GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue