UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: dts: r8a7792: Add INTC-SYS clock to device tree 

Link the ARM GIC to the INTC-SYS module clock, and add it to the "always
on" PM Domain, so it can be power managed using that clock.

Note that currently the GIC-400 driver doesn't support module clocks nor
Runtime PM, so this must be handled as a critical clock.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Geert Uytterhoeven 2017-03-06 17:58:09 +01:00 committed by Simon Horman
parent c2f2e266ac
commit 90dce5428a
2 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
arch/arm/boot/dts/r8a7792.dtsi
View File

@ -92,6 +92,9 @@
<0 0xf1006000 0 0x2000>; <0 0xf1006000 0 0x2000>;
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) |
IRQ_TYPE_LEVEL_HIGH)>; IRQ_TYPE_LEVEL_HIGH)>;
clocks = <&mstp4_clks R8A7792_CLK_INTC_SYS>;
clock-names = "clk";
power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
}; };
irqc: interrupt-controller@e61c0000 { irqc: interrupt-controller@e61c0000 {
@ -895,10 +898,12 @@
compatible = "renesas,r8a7792-mstp-clocks", compatible = "renesas,r8a7792-mstp-clocks",
"renesas,cpg-mstp-clocks"; "renesas,cpg-mstp-clocks";
reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>; reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
clocks = <&cp_clk>; clocks = <&cp_clk>, <&zs_clk>;
#clock-cells = <1>; #clock-cells = <1>;
clock-indices = <R8A7792_CLK_IRQC>; clock-indices = <
clock-output-names = "irqc"; R8A7792_CLK_IRQC R8A7792_CLK_INTC_SYS
>;
clock-output-names = "irqc", "intc-sys";
}; };
mstp7_clks: mstp7_clks@e615014c { mstp7_clks: mstp7_clks@e615014c {
compatible = "renesas,r8a7792-mstp-clocks", compatible = "renesas,r8a7792-mstp-clocks",

1
include/dt-bindings/clock/r8a7792-clock.h
View File

@ -45,6 +45,7 @@
/* MSTP4 */ /* MSTP4 */
#define R8A7792_CLK_IRQC 7 #define R8A7792_CLK_IRQC 7
#define R8A7792_CLK_INTC_SYS 8
/* MSTP5 */ /* MSTP5 */
#define R8A7792_CLK_AUDIO_DMAC0 2 #define R8A7792_CLK_AUDIO_DMAC0 2