cxl/region: Fix port setup uninitialized variable warnings
0day robot reports:
drivers/cxl/core/region.c:1068 cxl_port_setup_targets() error: uninitialized symbol 'eiw'.
drivers/cxl/core/region.c:1068 cxl_port_setup_targets() error: uninitialized symbol 'peig'.
drivers/cxl/core/region.c:1068 cxl_port_setup_targets() error: uninitialized symbol 'peiw'.
...which are all valid reports. Add debug statement to consume the,
albeit unexpected, errors.
Fixes: 27b3f8d138
("cxl/region: Program target lists")
Reported-by: kernel test robot <lkp@intel.com>
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Link: https://lore.kernel.org/r/165951147487.967013.929590444907251028.stgit@dwillia2-xfh.jf.intel.com
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
This commit is contained in:
parent
817b279467
commit
8d42854257
|
@ -987,11 +987,30 @@ static int cxl_port_setup_targets(struct cxl_port *port,
|
|||
parent_iw = parent_cxld->interleave_ways;
|
||||
}
|
||||
|
||||
granularity_to_cxl(parent_ig, &peig);
|
||||
ways_to_cxl(parent_iw, &peiw);
|
||||
rc = granularity_to_cxl(parent_ig, &peig);
|
||||
if (rc) {
|
||||
dev_dbg(&cxlr->dev, "%s:%s: invalid parent granularity: %d\n",
|
||||
dev_name(parent_port->uport),
|
||||
dev_name(&parent_port->dev), parent_ig);
|
||||
return rc;
|
||||
}
|
||||
|
||||
rc = ways_to_cxl(parent_iw, &peiw);
|
||||
if (rc) {
|
||||
dev_dbg(&cxlr->dev, "%s:%s: invalid parent interleave: %d\n",
|
||||
dev_name(parent_port->uport),
|
||||
dev_name(&parent_port->dev), parent_iw);
|
||||
return rc;
|
||||
}
|
||||
|
||||
iw = cxl_rr->nr_targets;
|
||||
ways_to_cxl(iw, &eiw);
|
||||
rc = ways_to_cxl(iw, &eiw);
|
||||
if (rc) {
|
||||
dev_dbg(&cxlr->dev, "%s:%s: invalid port interleave: %d\n",
|
||||
dev_name(port->uport), dev_name(&port->dev), iw);
|
||||
return rc;
|
||||
}
|
||||
|
||||
if (cxl_rr->nr_targets > 1) {
|
||||
u32 address_bit = max(peig + peiw, eiw + peig);
|
||||
|
||||
|
|
Loading…
Reference in New Issue