drm/tegra: hdmi - Use proper power-up sequence
This reflects the power-up sequence as described in the documentation, but it doesn't seem to be strictly necessary to get HDMI to work. Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
d06e7f8f66
commit
8c8282c04d
|
@ -737,6 +737,17 @@ static int tegra_output_hdmi_enable(struct tegra_output *output)
|
||||||
usleep_range(1000, 2000);
|
usleep_range(1000, 2000);
|
||||||
reset_control_deassert(hdmi->rst);
|
reset_control_deassert(hdmi->rst);
|
||||||
|
|
||||||
|
/* power up sequence */
|
||||||
|
value = tegra_hdmi_readl(hdmi, HDMI_NV_PDISP_SOR_PLL0);
|
||||||
|
value &= ~SOR_PLL_PDBG;
|
||||||
|
tegra_hdmi_writel(hdmi, value, HDMI_NV_PDISP_SOR_PLL0);
|
||||||
|
|
||||||
|
usleep_range(10, 20);
|
||||||
|
|
||||||
|
value = tegra_hdmi_readl(hdmi, HDMI_NV_PDISP_SOR_PLL0);
|
||||||
|
value &= ~SOR_PLL_PWR;
|
||||||
|
tegra_hdmi_writel(hdmi, value, HDMI_NV_PDISP_SOR_PLL0);
|
||||||
|
|
||||||
tegra_dc_writel(dc, VSYNC_H_POSITION(1),
|
tegra_dc_writel(dc, VSYNC_H_POSITION(1),
|
||||||
DC_DISP_DISP_TIMING_OPTIONS);
|
DC_DISP_DISP_TIMING_OPTIONS);
|
||||||
tegra_dc_writel(dc, DITHER_CONTROL_DISABLE | BASE_COLOR_SIZE888,
|
tegra_dc_writel(dc, DITHER_CONTROL_DISABLE | BASE_COLOR_SIZE888,
|
||||||
|
|
Loading…
Reference in New Issue