clk: qoriq: fix a register offset error
The offset of Core Cluster clock control/status register
on cluster group V3 version is different from others, and
should be plus 0x70000.
Signed-off-by: Tang Yuantian <yuantian.tang@nxp.com>
Reviewed-by: Scott Wood <oss@buserror.net>
Fixes: 9e19ca2f62
("clk: qoriq: Add ls2080a support.")
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:
parent
9b4cac33ad
commit
8964193f6b
|
@ -766,7 +766,11 @@ static struct clk * __init create_one_cmux(struct clockgen *cg, int idx)
|
|||
if (!hwc)
|
||||
return NULL;
|
||||
|
||||
hwc->reg = cg->regs + 0x20 * idx;
|
||||
if (cg->info.flags & CG_VER3)
|
||||
hwc->reg = cg->regs + 0x70000 + 0x20 * idx;
|
||||
else
|
||||
hwc->reg = cg->regs + 0x20 * idx;
|
||||
|
||||
hwc->info = cg->info.cmux_groups[cg->info.cmux_to_group[idx]];
|
||||
|
||||
/*
|
||||
|
|
Loading…
Reference in New Issue