arm64/sysreg: Convert ID_ISAR1_EL1 to automatic generation
Convert ID_ISAR1_EL1 to be automatically generated as per DDI0487I.a, no functional changes. Reviewed-by: Mark Brown <broonie@kernel.org> Signed-off-by: James Morse <james.morse@arm.com> Link: https://lore.kernel.org/r/20221130171637.718182-24-james.morse@arm.com Signed-off-by: Will Deacon <will@kernel.org>
This commit is contained in:
parent
258a96b25a
commit
892386a6a8
|
@ -173,7 +173,6 @@
|
|||
#define SYS_ID_AFR0_EL1 sys_reg(3, 0, 0, 1, 3)
|
||||
#define SYS_ID_MMFR5_EL1 sys_reg(3, 0, 0, 3, 6)
|
||||
|
||||
#define SYS_ID_ISAR1_EL1 sys_reg(3, 0, 0, 2, 1)
|
||||
#define SYS_ID_ISAR2_EL1 sys_reg(3, 0, 0, 2, 2)
|
||||
#define SYS_ID_ISAR3_EL1 sys_reg(3, 0, 0, 2, 3)
|
||||
#define SYS_ID_ISAR4_EL1 sys_reg(3, 0, 0, 2, 4)
|
||||
|
|
|
@ -259,6 +259,45 @@ Enum 3:0 Swap
|
|||
EndEnum
|
||||
EndSysreg
|
||||
|
||||
Sysreg ID_ISAR1_EL1 3 0 0 2 1
|
||||
Res0 63:32
|
||||
Enum 31:28 Jazelle
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
Enum 27:24 Interwork
|
||||
0b0000 NI
|
||||
0b0001 BX
|
||||
0b0010 BLX
|
||||
0b0011 A32_BX
|
||||
EndEnum
|
||||
Enum 23:20 Immediate
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
Enum 19:16 IfThen
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
Enum 15:12 Extend
|
||||
0b0000 NI
|
||||
0b0001 SXTB
|
||||
0b0010 SXTB16
|
||||
EndEnum
|
||||
Enum 11:8 Except_AR
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
Enum 7:4 Except
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
Enum 3:0 Endian
|
||||
0b0000 NI
|
||||
0b0001 IMP
|
||||
EndEnum
|
||||
EndSysreg
|
||||
|
||||
Sysreg ID_MMFR4_EL1 3 0 0 2 6
|
||||
Res0 63:32
|
||||
Enum 31:28 EVT
|
||||
|
|
Loading…
Reference in New Issue